

1995

**DATA HANDBOOK SC07** 

Philips Semiconductors





#### **QUALITY ASSURED**

Our quality system focuses on the continuing high quality of our components and the best possible service for our customers. We have a three-sided quality strategy: we apply a system of total quality control and assurance; we operate customer-oriented dynamic improvement programmes; and we promote a partnering relationship with our customers and suppliers.

#### PRODUCT SAFETY

In striving for state-of-the-art perfection, we continuously improve components and processes with respect to environmental demands. Our components offer no hazard to the environment in normal use when operated or stored within the limits specified in the data sheet.

Some components unavoidably contain substances that, if exposed by accident or misuse, are potentially hazardous to health. Users of these components are informed of the danger by warning notices in the data sheets supporting the components. Where necessary the warning notices also indicate safety precautions to be taken and disposal instructions to be followed. Obviously users of these components, in general the set-making industry, assume responsibility towards the consumer with respect to safety matters and environmental demands.

All used or obsolete components should be disposed of according to the regulations applying at the disposal location. Depending on the location, electronic components are considered to be 'chemical', 'special' or sometimes 'industrial' waste. Disposal as domestic waste is usually not permitted.

#### CONTENTS

	Page
INDEX	4
SELECTION GUIDE	8
MARKING CODES	18
GENERAL	20
IDEAS FOR DESIGN	58
DEVICE DATA (in alphanumeric sequence)	71
ACCESSORIES	847
PACKAGE OUTLINES	850
DATA HANDBOOK SYSTEM	860

#### **DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

### **INDEX**

# Index

#### **ALPHANUMERIC INDEX**

Types added to the range since the last issue of Handbook SC07 (1994 issue) are shown in bold print.

TYPE NUMBER	PAGE
BC264A	71
BC264B	71
BC264C	71
BC264D	71
BF245A	77
BF245B	77
BF245C	77
BF246A	89
BF246B	89
BF246C	89
BF247A	89
BF247B	89
BF247C	89
BF256A	91
BF256B	91
BF256C	91
BF410A	103
BF410B	103
BF410C	103
BF410D	103
BF510	107
BF511	107
BF512	107
BF513	107
BF545A	112
BF545B	112
BF545C	112
BF556A	123
BF556B	123
BF556C	123
BF851A	131
BF851B	131
BF851C	131
BF861A	139
BF861B	139
BF861C	139
BF901	147
BF901R	147

	<b>-</b>
TYPE NUMBER	PAGE
BF904	150
BF904R	150
BF904WR	159
BF908	168
BF908R	168
BF908WR	174
BF909	178
BF909R	178
BF909WR	186
BF989	195
BF990A	199
BF990AR	203
BF991	205
BF992	209
BF992R	215
BF994S	217
BF996S	221
BF997	225
BF998	228
BF998R	237
BF998WR	246
BF1100	254
BF1100R	254
BF1100WR	265
BFR29	277
BFR30	285
BFR31	285
BFT46	295
BFU308	302
BFU309	302
BFU310	302
BFW10	313
BFW11	313
BFW12	325
BFW13	325
BS107	334
BS107A	341
BS108	344

TYPE NUMBER         PAGE           BS170         347           BS208         350           BS250         355           BSD12         359           BSD22         363           BSD212         367           BSD213         367           BSD214         367           BSD254         371           BSD254AR         371           BSN254AR         371           BSN10         377           BSN10A         377           BSN20         381           BSN204         385           BSN205         389           BSN205A         389           BSN254         393           BSN254A         393           BSN254A         393           BSN254A         397           BSN274A         397           BSN304A         402           BSP89         408           BSP92         411           BSP100         414           BSP106         420           BSP107         426           BSP108         433           BSP120         441           BSP121         445		
BS208 350 BS250 355 BSD12 359 BSD22 363 BSD212 367 BSD213 367 BSD214 367 BSD215 367 BSD254 371 BSD254A 371 BSD254AR 371 BSN10 377 BSN10A 377 BSN20 381 BSN204 385 BSN205 389 BSN205 389 BSN254 393 BSN254 393 BSN254 393 BSN254 393 BSN254 393 BSN274 397 BSN304 402 BSP89 408 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP121 445 BSP124 452 BSP126 459	TYPE NUMBER	PAGE
BS250 355 BSD12 359 BSD12 363 BSD212 367 BSD213 367 BSD214 367 BSD215 367 BSD254 371 BSD254A 371 BSD254AR 371 BSN10 377 BSN10 377 BSN20 381 BSN204 385 BSN204 385 BSN204 385 BSN204 385 BSN204 385 BSN205A 389 BSN205A 389 BSN254 393 BSN254 393 BSN254 393 BSN274 397 BSN274A 397 BSN304 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP120 441 BSP121 445 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BS170	347
BSD12 359 BSD22 363 BSD212 367 BSD213 367 BSD214 367 BSD215 367 BSD254 371 BSD254A 371 BSD254AR 371 BSN10 377 BSN10A 377 BSN20 381 BSN204 385 BSN204 385 BSN204 385 BSN204 385 BSN204 385 BSN205 389 BSN205A 389 BSN254 393 BSN254 393 BSN274 397 BSN274A 397 BSN304 402 BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP120 441 BSP121 445 BSP121 445 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BS208	350
BSD22 363 BSD212 367 BSD213 367 BSD214 367 BSD215 367 BSD254 371 BSD254A 371 BSD254AR 371 BSN10 377 BSN10A 377 BSN20 381 BSN204 385 BSN204 385 BSN204 385 BSN204 389 BSN205A 389 BSN254A 393 BSN254A 393 BSN254A 393 BSN254A 393 BSN254A 397 BSN274 397 BSN304 402 BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP120 441 BSP121 445 BSP121 445 BSP124 452 BSP126 459	BS250	355
BSD212 367 BSD213 367 BSD214 367 BSD215 367 BSD254 371 BSD254A 371 BSD254AR 371 BSN10 377 BSN10A 377 BSN20 381 BSN204 385 BSN204 385 BSN205A 389 BSN205A 389 BSN205A 389 BSN254A 393 BSN254A 393 BSN274 397 BSN274A 397 BSN304 402 BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP120 441 BSP121 445 BSP121 445 BSP124 452 BSP126 459	BSD12	359
BSD213 BSD214 BSD215 BSD215 BSD254 BSD254 BSD254A BSD254AR BSD254AR BSN10 BSN10 BSN10 BSN20 BSN204 BSN204 BSN205 BSN205A BSN20	BSD22	363
BSD214 BSD215 BSD254 BSD254A BSD254A BSD254AR BSD10 BSN10 BSN10 BSN10A BSN20 BSN204 BSN204 BSN204 BSN205 BSN205A BSN205A BSN205A BSN205A BSN205A BSN254A BSN274 BSN274 BSN274 BSN274A BSN304 BSN274A BSN274A BSN304 BSP100 BSP107 BSP106 BSP107 BSP108 BSP108 BSP109 BSP120 BSP120 BSP124 BSP124 BSP126	BSD212	367
BSD215 367 BSD254 371 BSD254A 371 BSD254AR 371 BSN10 377 BSN10 377 BSN10A 377 BSN20 381 BSN204 385 BSN204A 385 BSN205A 389 BSN205A 389 BSN2554 393 BSN254A 393 BSN254A 397 BSN274A 397 BSN274A 397 BSN304 402 BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP124 452 BSP126 459	BSD213	367
BSD254 371 BSD254AR 371 BSD254AR 371 BSN10 377 BSN10A 377 BSN20 381 BSN204 385 BSN204A 385 BSN205 389 BSN205A 389 BSN255A 393 BSN254A 393 BSN254A 397 BSN274 397 BSN304 402 BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP120 441 BSP121 445 BSP124 452 BSP126 459	BSD214	367
BSD254A 371 BSD254AR 371 BSN10 377 BSN10A 377 BSN10A 377 BSN20 381 BSN204 385 BSN204A 385 BSN205A 389 BSN205A 389 BSN254A 393 BSN254A 393 BSN274 397 BSN274A 397 BSN304 402 BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP124 452 BSP126 459	BSD215	367
BSD254AR 371 BSN10 377 BSN10A 377 BSN20 381 BSN204 385 BSN204A 385 BSN205A 389 BSN205A 389 BSN254 393 BSN254A 393 BSN274 397 BSN274A 397 BSN274A 397 BSN304 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP121 445 BSP121 445 BSP124 452 BSP126 459	BSD254	371
BSN10 377 BSN10A 377 BSN20 381 BSN204 385 BSN204A 385 BSN204A 385 BSN205A 389 BSN205A 389 BSN254A 393 BSN254A 393 BSN274A 397 BSN274A 397 BSN304 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP124 452 BSP126 459	BSD254A	371
BSN10A 377 BSN20 381 BSN204 385 BSN204A 385 BSN205A 389 BSN205A 389 BSN254 393 BSN254A 393 BSN274 397 BSN274A 397 BSN304 402 BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP124 452 BSP126 459	BSD254AR	371
BSN20 381 BSN204 385 BSN204A 385 BSN205 389 BSN205A 389 BSN254A 393 BSN254A 397 BSN274A 397 BSN274A 397 BSN304 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSN10	377
BSN204 385 BSN204A 385 BSN205 389 BSN205A 389 BSN254 393 BSN254A 393 BSN274 397 BSN274A 397 BSN304 402 BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSN10A	377
BSN204A 385 BSN205 389 BSN205A 389 BSN254 393 BSN254A 393 BSN274 397 BSN274A 397 BSN304 402 BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSN20	381
BSN205 389 BSN205A 389 BSN205A 389 BSN254 393 BSN254A 393 BSN274A 397 BSN274A 397 BSN304 402 BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSN204	385
BSN205A 389 BSN254 393 BSN254A 393 BSN254A 397 BSN274A 397 BSN304 402 BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSN204A	385
BSN254 393 BSN254A 393 BSN254A 397 BSN274 397 BSN274A 397 BSN304 402 BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSN205	389
BSN254A 393 BSN274 397 BSN274A 397 BSN304 402 BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSN205A	389
BSN274 397 BSN274A 397 BSN304 402 BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSN254	393
BSN274A 397 BSN304 402 BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSN254A	393
BSN304 402 BSN304A 402 BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSN274	397
BSN304A 402 BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSN274A	397
BSP89 408 BSP92 411 BSP100 414 BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSN304	402
BSP92 411  BSP100 414  BSP106 420  BSP107 426  BSP108 433  BSP110 437  BSP120 441  BSP121 445  BSP122 450  BSP124 452  BSP126 459	BSN304A	402
BSP100       414         BSP106       420         BSP107       426         BSP108       433         BSP110       437         BSP120       441         BSP121       445         BSP122       450         BSP124       452         BSP126       459	BSP89	408
BSP106 420 BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSP92	411
BSP107 426 BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSP100	414
BSP108 433 BSP110 437 BSP120 441 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSP106	420
BSP110 437 BSP120 441 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSP107	426
BSP120 441 BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSP108	433
BSP121 445 BSP122 450 BSP124 452 BSP126 459	BSP110	437
BSP122 450 BSP124 452 BSP126 459	BSP120	441
BSP124 452 BSP126 459	BSP121	445
BSP126 459	BSP122	450
	BSP124	452
BSP127 464	BSP126	459
	BSP127	464

April 1995

Index

	r
TYPE NUMBER	PAGE
BSP128	466
BSP130	468
BSP145	474
BSP152	480
BSP204	486
BSP204A	486
BSP205	493
BSP206	497
BSP220	501
BSP225	507
BSP230	513
BSP250	519
BSP254	525
BSP254A	525
BSP304	530
BSR56	537
BSR57	537
BSR58	537
BSS83	541
BSS84	545
BSS87	551
BSS88	554
BSS89	557
BSS91	561
BSS92	565
BSS100	568
BSS110	572
BSS123	577
BSS131	581
BSS138	584
BSS192	587
BST70A	593
BST72A	597
BST74A	601
BST76A	605
BST78	609
BST80	613
BST82	617
BST84	621
BST86	625
BST100	629

TYPE NUMBER         PAGE           BST110         633           BST120         637           BST122         641           BST124         644           BSV78         651           BSV80         651           BSV81         659           J108         664           J109         664           J110         664           J111         668           J112         668           J113         668           J174         671           J175         671           J177         671           J308         674           J309         674           J310         674           PHC21025         684           PHN105         693           PHN110         696           PHN210         700           PHP125         709           PHP225         712           PMBF107         719           PMBF4391         729           PMBF4393         729           PMBF4416         733           PMBF5486         739           PMBF5486         739		
BST120 637 BST122 641 BST124 644 BSV78 651 BSV79 651 BSV80 651 BSV81 659 J108 664 J109 664 J110 668 J112 668 J113 668 J174 671 J175 671 J176 671 J177 671 J308 674 J309 674 J310 674 PHC21025 684 PHN105 693 PHN110 696 PHN210 700 PHP112 706 PHP125 709 PHP225 712 PMBF170 725 PMBF4391 729 PMBF4393 729 PMBF4416 733 PMBF5486 739 PMBF5486 739 PMBFJ108 746 PMBFJ108 746	TYPE NUMBER	PAGE
BST122 641 BST124 644 BSV78 651 BSV79 651 BSV80 651 BSV81 659 J108 664 J109 664 J110 664 J111 668 J112 668 J113 668 J174 671 J175 671 J176 671 J177 671 J308 674 J309 674 J309 674 J310 674 PHC21025 684 PHN105 693 PHN110 696 PHN210 700 PHP112 706 PHP125 709 PHP225 712 PMBF107 719 PMBF107 719 PMBF170 725 PMBF4391 729 PMBF4393 729 PMBF4416 733 PMBF5486 739 PMBF5486 739 PMBF5486 739 PMBFJ108 746 PMBFJ108 746	BST110	633
BST124 644 BSV78 651 BSV79 651 BSV80 651 BSV81 659 J108 664 J109 664 J110 664 J111 668 J112 668 J113 668 J174 671 J175 671 J176 671 J177 671 J308 674 J309 674 J309 674 PHC21025 684 PHN105 693 PHN110 696 PHN210 700 PHP112 706 PHP125 709 PHP225 712 PMBF107 719 PMBF170 725 PMBF4391 729 PMBF4391 729 PMBF4393 729 PMBF4416A 733 PMBF5486 739 PMBF5486 739 PMBF5486 739 PMBFJ108 746 PMBFJ108 746	BST120	637
BSV78 651 BSV79 651 BSV80 651 BSV81 659 J108 664 J109 664 J110 664 J111 668 J112 668 J113 668 J174 671 J175 671 J176 671 J177 671 J308 674 J309 674 J309 674 J310 674 PHC21025 684 PHN105 693 PHN110 696 PHN210 700 PHP112 706 PHP125 709 PHP225 712 PMBF107 719 PMBF170 725 PMBF4391 729 PMBF4391 729 PMBF4393 729 PMBF4416A 733 PMBF5486 739 PMBF5486 739 PMBFJ108 746 PMBFJ108 746	BST122	641
BSV79 651 BSV80 651 BSV81 659 J108 664 J109 664 J110 664 J111 668 J112 668 J113 668 J174 671 J175 671 J176 671 J177 671 J308 674 J309 674 J310 674 PHC21025 684 PHN105 693 PHN110 696 PHN210 700 PHP112 706 PHP125 709 PHP25 712 PMBF170 725 PMBF4391 729 PMBF4391 729 PMBF4393 729 PMBF4416 733 PMBF5486 739 PMBF5486 739 PMBFJ108 746 PMBFJ108 746	BST124	644
BSV80 651 BSV81 659 J108 664 J109 664 J110 664 J111 668 J112 668 J113 668 J174 671 J175 671 J176 671 J177 671 J308 674 J309 674 J310 674 PHC21025 684 PHN105 693 PHN110 696 PHN210 700 PHP112 706 PHP125 709 PHP225 712 PMBF170 725 PMBF4391 729 PMBF4391 729 PMBF4393 729 PMBF4416 733 PMBF5484 739 PMBF5486 739 PMBF5486 739 PMBFJ108 746 PMBFJ108 746	BSV78	651
BSV81 659 J108 664 J109 664 J110 664 J111 668 J112 668 J112 668 J113 668 J174 671 J175 671 J176 671 J177 671 J308 674 J309 674 J309 674 J310 674 PHC21025 684 PHN105 693 PHN110 696 PHN210 700 PHP112 706 PHP125 709 PHP225 712 PMBF107 719 PMBF107 719 PMBF170 725 PMBF4391 729 PMBF4391 729 PMBF4393 729 PMBF4416 733 PMBF5484 739 PMBF5485 739 PMBF5486 739 PMBFJ108 746 PMBFJ108 746	BSV79	651
J108 664 J109 664 J110 664 J111 668 J111 668 J112 668 J113 668 J174 671 J175 671 J176 671 J177 671 J308 674 J309 674 J309 674 PHC21025 684 PHN105 693 PHN110 696 PHN210 700 PHP112 706 PHP125 709 PHP225 712 PMBF107 719 PMBF107 719 PMBF170 725 PMBF4391 729 PMBF4392 729 PMBF4393 729 PMBF4416 733 PMBF5484 739 PMBF5485 739 PMBF5486 739 PMBFJ108 746 PMBFJ108 746	BSV80	651
J109 664 J110 664 J111 668 J112 668 J112 668 J113 668 J174 671 J175 671 J176 671 J177 671 J308 674 J309 674 J310 674 PHC21025 684 PHN105 693 PHN110 696 PHN210 700 PHP112 706 PHP125 709 PHP25 712 PMBF107 719 PMBF170 725 PMBF4391 729 PMBF4391 729 PMBF4393 729 PMBF4416A 733 PMBF5484 739 PMBF5486 739 PMBFJ108 746 PMBFJ108 746	BSV81	659
J110 664 J111 668 J112 668 J113 668 J174 671 J175 671 J176 671 J177 671 J308 674 J309 674 J310 674 PHC21025 684 PHN105 693 PHN110 696 PHN210 700 PHP112 706 PHP125 709 PHP225 712 PMBF107 719 PMBF4391 729 PMBF4391 729 PMBF4393 729 PMBF4416 733 PMBF5484 739 PMBF5486 739 PMBFJ108 746 PMBFJ108 746	J108	664
J111 668 J112 668 J113 668 J174 671 J175 671 J176 671 J177 671 J308 674 J309 674 J310 674 PHC21025 684 PHN105 693 PHN110 696 PHN210 700 PHP112 706 PHP125 709 PHP25 712 PMBF107 719 PMBF4391 729 PMBF4391 729 PMBF4393 729 PMBF4416 733 PMBF5484 739 PMBF5486 739 PMBFJ108 746 PMBFJ108 746	J109	664
J112 668 J113 668 J174 671 J175 671 J176 671 J177 671 J308 674 J309 674 J310 674 PHC21025 684 PHN105 693 PHN110 696 PHN210 700 PHP112 706 PHP125 709 PHP225 712 PMBF107 719 PMBF170 725 PMBF4391 729 PMBF4392 729 PMBF4393 729 PMBF4416 733 PMBF5484 739 PMBF5485 739 PMBF5486 739 PMBFJ108 746 PMBFJ109 746	J110	664
J113 668 J174 671 J175 671 J176 671 J177 671 J308 674 J309 674 J310 674 PHC21025 684 PHN105 693 PHN110 696 PHN210 700 PHP112 706 PHP125 709 PHP225 712 PMBF107 719 PMBF170 725 PMBF4391 729 PMBF4392 729 PMBF4393 729 PMBF4416 733 PMBF5484 739 PMBF5486 739 PMBFJ108 746 PMBFJ109 746	J111	668
J174 671 J175 671 J176 671 J177 671 J308 674 J309 674 J310 674 PHC21025 684 PHN105 693 PHN110 696 PHN210 700 PHP112 706 PHP125 709 PHP225 712 PMBF107 719 PMBF170 725 PMBF4391 729 PMBF4392 729 PMBF4393 729 PMBF4416A 733 PMBF5484 739 PMBF5486 739 PMBFJ108 746 PMBFJ109 746	J112	668
J175 671 J176 671 J177 671 J308 674 J309 674 J310 674 PHC21025 684 PHN105 693 PHN110 696 PHN210 700 PHP112 706 PHP125 709 PHP225 712 PMBF107 719 PMBF4391 729 PMBF4391 729 PMBF4393 729 PMBF4416 733 PMBF5484 739 PMBF5486 739 PMBFJ108 746 PMBFJ109 746	J113	668
J176 671  J177 671  J308 674  J309 674  J310 674  PHC21025 684  PHN105 693  PHN110 696  PHN210 700  PHP112 706  PHP125 709  PHP225 712  PMBF107 719  PMBF170 725  PMBF4391 729  PMBF4392 729  PMBF4393 729  PMBF4416 733  PMBF5484 739  PMBF5485 739  PMBFJ108 746  PMBFJ109 746	J174	671
J177 671  J308 674  J309 674  J310 674  PHC21025 684  PHN105 693  PHN110 700  PHP112 706  PHP125 709  PHP225 712  PMBF107 719  PMBF4391 729  PMBF4392 729  PMBF4393 729  PMBF4416 733  PMBF5484 739  PMBF5486 739  PMBFJ108 746  PMBFJ109 746	J175	671
J308 674  J309 674  J310 674  PHC21025 684  PHN105 693  PHN110 700  PHP112 706  PHP125 709  PHP225 712  PMBF107 719  PMBF170 725  PMBF4391 729  PMBF4392 729  PMBF4393 729  PMBF4416 733  PMBF4416A 733  PMBF5484 739  PMBF5486 739  PMBFJ108 746  PMBFJ109 746	J176	671
J309 674  J310 674  PHC21025 684  PHN105 693  PHN110 696  PHN210 700  PHP112 706  PHP125 709  PHP225 712  PMBF107 719  PMBF4391 729  PMBF4392 729  PMBF4393 729  PMBF4416 733  PMBF5484 739  PMBF5485 739  PMBFJ108 746  PMBFJ109 746	J177	671
J310 674 PHC21025 684 PHN105 693 PHN110 696 PHN210 700 PHP112 706 PHP125 709 PHP225 712 PMBF107 719 PMBF170 725 PMBF4391 729 PMBF4392 729 PMBF4393 729 PMBF4416 733 PMBF4416A 733 PMBF5484 739 PMBF5485 739 PMBFJ108 746 PMBFJ109 746	J308	674
PHC21025         684           PHN105         693           PHN110         696           PHN210         700           PHP112         706           PHP125         709           PHP225         712           PMBF107         719           PMBF4391         729           PMBF4392         729           PMBF4393         729           PMBF4416         733           PMBF5484         739           PMBF5485         739           PMBF5486         739           PMBFJ108         746           PMBFJ109         746	J309	674
PHN105         693           PHN110         696           PHN210         700           PHP112         706           PHP125         709           PHP225         712           PMBF107         719           PMBF4391         729           PMBF4392         729           PMBF4393         729           PMBF4416         733           PMBF5484         739           PMBF5485         739           PMBF5486         739           PMBFJ108         746           PMBFJ109         746	J310	674
PHN110         696           PHN210         700           PHP112         706           PHP125         709           PHP225         712           PMBF107         719           PMBF170         725           PMBF4391         729           PMBF4392         729           PMBF4393         729           PMBF4416         733           PMBF5484         739           PMBF5485         739           PMBF5486         739           PMBFJ108         746           PMBFJ109         746	PHC21025	684
PHN210         700           PHP112         706           PHP125         709           PHP225         712           PMBF107         719           PMBF4391         729           PMBF4392         729           PMBF4393         729           PMBF4416         733           PMBF5484         739           PMBF5485         739           PMBF5486         739           PMBFJ108         746           PMBFJ109         746	PHN105	693
PHP112         706           PHP125         709           PHP225         712           PMBF107         719           PMBF170         725           PMBF4391         729           PMBF4392         729           PMBF4393         729           PMBF4416         733           PMBF5484         739           PMBF5485         739           PMBF5486         739           PMBFJ108         746           PMBFJ109         746	PHN110	696
PHP125         709           PHP225         712           PMBF107         719           PMBF170         725           PMBF4391         729           PMBF4392         729           PMBF4393         729           PMBF4416         733           PMBF5484         739           PMBF5485         739           PMBF5486         739           PMBFJ108         746           PMBFJ109         746	PHN210	700
PHP225         712           PMBF107         719           PMBF170         725           PMBF4391         729           PMBF4392         729           PMBF4393         729           PMBF4416         733           PMBF5484         739           PMBF5485         739           PMBFJ108         746           PMBFJ109         746	PHP112	706
PMBF107       719         PMBF170       725         PMBF4391       729         PMBF4392       729         PMBF4393       729         PMBF4416       733         PMBF4416A       733         PMBF5484       739         PMBF5485       739         PMBF5486       739         PMBFJ108       746         PMBFJ109       746	PHP125	709
PMBF170         725           PMBF4391         729           PMBF4392         729           PMBF4393         729           PMBF4416         733           PMBF5484         739           PMBF5485         739           PMBF5486         739           PMBFJ108         746           PMBFJ109         746	PHP225	712
PMBF4391       729         PMBF4392       729         PMBF4393       729         PMBF4416       733         PMBF5484       739         PMBF5485       739         PMBF5486       739         PMBFJ108       746         PMBFJ109       746	PMBF107	719
PMBF4392       729         PMBF4393       729         PMBF4416       733         PMBF4416A       733         PMBF5484       739         PMBF5485       739         PMBF5486       739         PMBFJ108       746         PMBFJ109       746	PMBF170	725
PMBF4393       729         PMBF4416       733         PMBF4416A       733         PMBF5484       739         PMBF5485       739         PMBF5486       739         PMBFJ108       746         PMBFJ109       746	PMBF4391	729
PMBF4416       733         PMBF4416A       733         PMBF5484       739         PMBF5485       739         PMBF5486       739         PMBFJ108       746         PMBFJ109       746	PMBF4392	729
PMBF4416A       733         PMBF5484       739         PMBF5485       739         PMBF5486       739         PMBFJ108       746         PMBFJ109       746	PMBF4393	729
PMBF5484       739         PMBF5485       739         PMBF5486       739         PMBFJ108       746         PMBFJ109       746	PMBF4416	733
PMBF5485       739         PMBF5486       739         PMBFJ108       746         PMBFJ109       746	PMBF4416A	733
PMBF5486       739         PMBFJ108       746         PMBFJ109       746	PMBF5484	739
PMBFJ108 746 PMBFJ109 746	PMBF5485	739
PMBFJ109 746	PMBF5486	739
	PMBFJ108	746
PMBFJ110 746	PMBFJ109	746
	PMBFJ110	746

TYPE NUMBER	PAGE
PMBFJ111	750
PMBFJ112	750
PMBFJ113	750
PMBFJ174	755
PMBFJ175	755
PMBFJ176	755
PMBFJ177	755
PMBFJ308	758
PMBFJ309	758
PMBFJ310	758
PN4391	769
PN4392	769
PN4393	769
PN4416	773
PN4416A	773
PZFJ108	779
PZFJ109	779
PZFJ110	779
VN2406L	783
VN2410L	789
2N4091	795
2N4092	795
2N4093	795
2N4220	799
2N4220A	799
2N4221	799
2N4221A	799
2N4222	799
2N4222A	799
2N4340	802
2N4391	805
2N4392	805
2N4393	805
2N4416	809
2N4416A	809
2N4856	815
2N4857	815
2N4858	815
2N4859	815
2N4860	815
2N4861	815

Index

TYPE NUMBER	PAGE
2N5116	819
2N5460	822
2N5461	822
2N5462	822
2N5484	825
2N5485	825
2N5486	825
2N7000	832
2N7002	838

### **SELECTION GUIDE**

	Page
N-channel junction field-effect transistors	8
N-channel junction field-effect transistors for switching	10
P-channel junction field-effect transistors for switching	12
N-channel single-gate MOS-FETs for switching	12
N-channel dual-gate MOS-FETs	13
N-channel vertical D-MOS-FETs for switching	14
P-channel vertical D-MOS-FETs for switching	16

# Selection guide

### N-CHANNEL JUNCTION FIELD-EFFECT TRANSISTORS

			CHARACTERISTICS					
TYPE NUMBER	PACKAGE	±V <sub>DS</sub> (V)	I <sub>G</sub> (mA)	I <sub>DSS</sub> min - max (mA)	-V <sub>(P)GS</sub> (V)	y <sub>fs</sub> min. (mS)	C <sub>rs</sub> (pF)	PAGE
Hi-fi amplifiers	s and AF equipme	ent	,					
BC264A	TO-92 variant	30	10	2 to 4.5	>0.5	2.5	1.2	71
BC264B	TO-92 variant	30	10	3.5 to 6.5	>0.5	3	1.2	71
BC264C	TO-92 variant	30	10	5 to 8	>0.5	3.5	1.2	71
BC264D	TO-92 variant	30	10	7 to 12	>0.5	4	1.2	71
DC, LF and HI	amplifiers							
BF245A	TO-92 variant	30	10	2 to 6.5	<8	3 to 6.5	1.1	77
BF245B	TO-92 variant	30	10	6 to 15	<8	3 to 6.5	1.1	77
BF245C	TO-92 variant.	30	10	12 to 25	<8	3 to 6.5	1.1	77
BF545A	SOT23	30	10	2 to 6.5	0.4 to 7.5	3 to 6.5	0.8	112
BF545B	SOT23	30	10	6 to 15	0.4 to 7.5	3 to 6.5	0.8	112
BF545C	SOT23	30	10	12 to 25	0.4 to 7.5	3 to 6.5	0.8	112
BF556A	SOT23	30	10	3 to 7	0.5 to 7.5	4.5	0.8	123
BF556B	SOT23	30	10	6 to 13	0.5 to 7.5	4.5	0.8	123
BF556C	SOT23	30	10	11 to 18	0.5 to 7.5	4.5	0.8	123
Preamplifiers	for AM tuners in	car radios						
BF851A	TO-92	25	10	2 to 6.5	0.2 to 2.0	12	2.5	131
BF851B	TO-92	25	10	6 to 15	0.2 to 2.0	16	2.5	131
BF851C	TO-92	25	10	12 to 25	0.2 to 2.0	20	2.5	131
BF861A	SOT23	25	10	2 to 6.5	0.2 to 2.0	12	2.5	139
BF861B	SOT23	25	10	6 to 15	0.2 to 2.0	16	2.5	139
BF861C	SOT23	25	10	12 to 25	0.2 to 2.0	20	2.5	139
VHF and UHF	amplifiers and g	eneral pur	pose sw	itching				
BF246A	TO-92 variant	25	10	30 to 80	0.6 to 14.5	8	3.5	89
BF246B	TO-92 variant	25	10	60 to 140	0.6 to 14.5	8	3.5	89
BF246C	TO-92 variant7.	25	10	110 to 250	0.6 to 14.5	8	3.5	89
BF247A	TO-92 variant	25	10	30 to 80	0.6 to 14.5	8	3.5	89
BF247B	TO-92 variant	25	10	60 to 140	0.6 to 14.5	8	3.5	89
BF247C	TO-92 variant.	25	10	110 to 250	0.6 to 14.5	8	3.5	89
VHF and UHF	applications							
BF256A	TO-92 variant	30	10	3 to 7	<7.5	4.5	0.7	91
BF256B	TO-92 variant	30	10	6 to 13	<7.5	4.5	0.7	91
BF256C	TO-92 variant.	30	10	11 to 18	<7.5	4.5	0.7	91

# Selection guide

### N-CHANNEL JUNCTION FIELD-EFFECT TRANSISTORS (continued)

			CHARACTERISTICS					
TYPE NUMBER	PACKAGE	±V <sub>DS</sub> (V)	I <sub>G</sub> (mA)	I <sub>DSS</sub> min - max (mA)	-V <sub>(P)GS</sub> (V)	y <sub>fs</sub>   min. (mS)	C <sub>rs</sub> (pF)	PAGE
RF stages FM	portables, car ra	idios, main	s radios	and mixer sta	iges			
BF410A	TO-92 variant	20(1)	10	0.7 to 3	typ. 0.8	2.5	0.5	103
BF410B	TO-92 variant	20(1)	10	2.5 to 7	typ. 1.5	4	0.5	103
BF410C	TO-92 variant.	20(1)	10	6 to 12	typ. 2.2	6	0.5	103
BF410D	TO-92 variant.	20(1)	10	10 to 18	typ. 3	7	0.5	103
BF510	SOT23	20(1)	10	0.7 to 3	typ. 0.8	2.5	0.3	107
BF511	SOT23	20(1)	10	2.5 to 7	typ. 1.5	4	0.3	107
BF512	SOT23	20(1)	10	6 to 12	typ. 2.2	6	0.3	107
BF513	SOT23	20(1)	10	10 to 18	typ. 3	7	0.3	107
Low level gen	eral purpose am	plifiers		<u> </u>				
BFR30	SOT23	25	5	4 to 10	<5	1 to 4	0.85	285
BFR31	SOT23	25	5	1 to 5	<2.5	1.5 to 4.5	0.85	285
General purpo	se amplifiers							
BFT46	SOT23	25	15	0.2 to 1.5	<1.2	1	0.85	295
AM input stag	es UHF/VHF am	olifiers	<del></del>		<del></del>	<del></del>		
BFU308	TO-18	25	50	12 to 60	1 to 6.5	10	1.3	302
BFU309	TO-18	25	50	12 to 30	1 to 4	10	1.3	302
BFU310	TO-18	25	50	24 to 60	2 to 6.5	10	1.3	302
J308	TO-92	25	50	12 to 60	1 to 6.5	10	1.3	674
J309	TO-92	25	50	12 to 30	1 to 4	10	1.3	674
J310	TO-92	25	50	24 to 60	2 to 6.5	10	1.3	674
PMBF4416	SOT23	30	10	5 to 15	<6	4.5 to 7.5	<0.8	733
PMBF4416A	SOT23	35	10	5 to 15	2.5 to 6	4.5 to 7.5	<0.8	733
PMBF5484	SOT23	25	10	1 to 5	0.3 to 3	3	<1	739
PMBF5485	SOT23	25	10	4 to 10	0.5 to 4	3.5	<1	739
PMBF5486	SOT23	25	10	8 to 20	2 to 6	4	<1	739
PMBFJ308	SOT23	25	50	12 to 60	1 to 6.5	10	1.3	758
PMBFJ309	SOT23	25	50	12 to 30	1 to 4	10	1.3	758
PMBFJ310	SOT23	25	50	24 to 60	2 to 6.5	10	1.3	758
PN4416	SOT54	30	10	5 to 15	<6	4.5 to 7.5	<0.8	773
PN4416A	SOT54	35	10	5 to 15	2.5 to 6	4.5 to 7.5	<0.8	773
2N4416	TO-72	30	10	5 to 15	<6	4.5 to 7.5	<0.8	809
2N4416A	TO-72	35	10	5 to 15	2.5 to 6	4.5 to 7.5	<0.8	809
2N5484	SOT54	25	10	1 to 5	0.3 to 3	3	<1	825
2N5485	SOT54	25	10	4 to 10	0.5 to 4	3.5	<1	825

April 1995

# Selection guide

#### N-CHANNEL JUNCTION FIELD-EFFECT TRANSISTORS (continued)

				CH	IARACTERIS	TICS		
TYPE NUMBER	PACKAGE	±V <sub>DS</sub> (V)	I <sub>G</sub> (mA)	I <sub>DSS</sub> min - max (mA)	-V <sub>(P)GS</sub> (V)	y <sub>fs</sub> min. (mS)	C <sub>rs</sub> (pF)	PAGE
2N5486	SOT54	25	10	8 to 20	2 to 6	4	<1	825
Broadband am	plifier up to 300	MHz and c	lifferenti	al amplifier				
BFW10	TO-72	30	10	8 to 20	<8	3.5 to 6.5	0.6	313
BFW11	TO-72	30	10	4 to 10	<6	3 to 6.5	0.6	313
Low current, low voltage applications								
BFW12	TO-72	30	5	1 to 5	<2.5	2	0.8	325
BFW13	TO-72	30	5	0.2 to 1.5	<1.2	1	0.8	325

#### Note

1. Asymmetrical.

#### N-CHANNEL JUNCTION FIELD-EFFECT TRANSISTORS FOR SWITCHING

		RATINGS					CHAR	ACTERIS	TICS			
TYPE NUMBER	PACKAGE	V <sub>DS</sub>	I <sub>G</sub>	I <sub>D</sub> (m	ss A)	-V <sub>(</sub> )	P)GS /)	R <sub>DSon</sub> max.	C <sub>rs</sub>	t <sub>on</sub> max.	t <sub>off</sub> max.	PAGE
		(*)	(1114)	min.	max.	min.	max.	(Ω)	(pF)	(ns)	(ns)	1.
BSR56	SOT23	40	50	50	_	4	10	25	_	9	25	537
BSR57	SOT23	40	50	20	100	2	6	40	5	10	50	537
BSR58	SOT23	40	50	8	80	0.8	4	60	_	20	100	537
BSV78	TO-18	40	50	50	-	3.75	11	25	-	10	10	651
BSV79	TO-18	40	50	20	-	2	7	40	5	18	16	651
BSV80	TO-18	40	50	10	_	1	5	60	_	30	32	651
J108	TO-92	25	50	80	_	3	10	8	15	typ. 4	typ. 6	664
J109	TO-92	25	50	40	_	2	6	12	15	typ. 4	typ. 6	664
J110	TO-92	25	50	10	_	0.5	4	18	15	typ. 4	typ. 6	664
J111	TO-92	40	50	20	-	3	10	30	typ. 3	typ. 13	typ. 35	668
J112	TO-92	40	50	5	-	1	5	50	typ. 3	typ. 13	typ. 35	668
J113	TO-92	40	50	2	_	0.5	3	100	typ. 3	typ. 13	typ. 35	668
PMBF4391	SOT23	40	50	50	150	4	10	30	_	15	20	729
PMBF4392	SOT23	40	50	25	75	2	5	60	3.5	15	35	729
PMBF4393	SOT23	40	50	5	30	0.5	3	100	-	15	50	729
PMBFJ108	SOT23	25	50	80	-	3	10	8	15	typ. 4	typ. 6	746
PMBFJ109	SOT23	25	50	40	-	2	6	12	15	typ. 4	typ. 6	746
PMBFJ110	SOT23	25	50	10	-	0.5	4	18	15	typ. 4	typ. 6	746
PMBFJ111	SOT23	40	50	20	_	3	10	30	typ. 3	typ. 13	typ. 35	750
PMBFJ112	SOT23	40	50	5	-	1	5	50	typ. 3	typ. 13	typ. 35	750

## Selection guide

### N-CHANNEL JUNCTION FIELD-EFFECT TRANSISTORS FOR SWITCHING (continued)

		RAT	NGS				CHARA	ACTERIS	TICS			
TYPE NUMBER	PACKAGE	V <sub>DS</sub>	I <sub>G</sub>	l <sub>D</sub> . (m	ss A)	-V <sub>(I</sub>	e)gs /)	R <sub>DSon</sub> max.	C <sub>rs</sub>	t <sub>on</sub> max.	t <sub>off</sub> max.	PAGE
	i i	(*)	(mA)	min.	max.	min.	max.	(Ω)	(pF)	(ns)	(ns)	
PMBFJ113	SOT23	40	50	2	-	0.5	3	100	typ. 3	typ. 13	typ. 35	750
PN4391	TO-92 var.	40	50	50	150	4	10	30	5	15	20	769
PN4392	TO-92 var.	40	50	25	100	2	5	60	5	15	35	769
PN4393	TO-92 var.	40	50	5	60	0.5	3	100	5	15	50	769
PZFJ108	SOT223	25	50	80	_	3	10	8	15	typ. 4	typ. 6	779
PZFJ109	SOT223	25	50	40	<b> </b>	2	6	12	15	typ. 4	typ. 6	779
PZFJ110	SOT223	25	50	10	_	0.5	4	18	15	typ. 4	typ. 6	779
2N4091	TO-18	40	10	30	-	5	10	30	5	25	40	795
2N4092	TO-18	40	10	15	-	2	7	50	5	35	60	795
2N4093	TO-18	40	10	8	-	1	5	80	5	60	80	795
2N4391	TO-18	50	50	50	150	4	10	30	3.5	15	20	805
2N4392	TO-18	50	50	25	75	2	5	60	3.5	15	35	805
2N4393	TO-18	50	50	5	30	0.5	3	100	3.5	15	50	805
2N4856	TO-18	40	50	50	-	4	10	25	8	9	25	815
2N4857	TO-18	40	50	20	100	2	6	40	8	10	50	815
2N4858	TO-18	40	50	8	80	0.8	4	60	8	20	100	815
2N4859	TO-18	30	50	50	_	4	10	25	8	9	25	815
2N4860	TO-18	30	50	20	100	2	6	40	8	10	50	815
2N4861	TO-18	30	50	8	80	0.8	4	60	8	20	100	815

# Selection guide

#### P-CHANNEL JUNCTION FIELD-EFFECT TRANSISTORS FOR SWITCHING

		RAT	INGS		CHARACTERISTICS									
TYPE NUMBER PACI	PACKAGE V <sub>DS</sub>		I <sub>G</sub>	I <sub>DSS</sub> (mA)		-V <sub>(I</sub>	P)GS /)	R <sub>DSon</sub>	C <sub>rs</sub>	t <sub>on</sub>	t <sub>off</sub> typ.	PAGE		
		(V)	(mA)	min.	max.	min.	max.	(Ω)	(pF)	(ns)	(ns)			
J174	TO-92	30	50	20	135	5	10	85	4	7	15	671		
J175	TO-92	30	50	7	70	3	6	125	4	15	30	671		
J176	TO-92	30	50	2	35	1	4	250	4	35	35	671		
J177	TO-92	30	50	1.5	20	0.8	2.25	300	4	45	40	671		
PMBFJ174	SOT23	30	50	20	135	5	10	85	4	7	15	755		
PMBFJ175	SOT23	30	50	7	70	3	6	125	4	15	30	755		
PMBFJ176	SOT23	30	50	2	35	1	4	250	4	35	35	755		
PMBFJ177	SOT23	30	50	1.5	20	0.8	2.25	300	4	45	40	755		

### N-CHANNEL, SINGLE GATE MOS-FETS FOR SWITCHING

		RATIN	IGS	CHARACTERISTICS									
TYPE NUMBER	ENVELOPE	V <sub>DS</sub>	I <sub>D</sub> (mA)	I <sub>D</sub>	ss A)	-V <sub>(l</sub> (\ not	/)	MODE	R <sub>DSon</sub> max.	C <sub>rss</sub> typ.	t <sub>on</sub> /t <sub>off</sub> max.	PAGE	
				min.	max.	min.	max.		(Ω)	(pF)	(ns)		
BFR29	TO-72	30 <sup>(2)</sup>	20	10	40	0.5	3.5	depl.	_	0.4	_	277	
BSD12	TO-72	20	50	-	_	_	2	depl.	30	0.6	1/5	359	
BSD22	SOT143	20	50	_	_	-	2	depl.	30	0.6	1/5	363	
BSD212	TO-72	10	50	_	-	0.1	2	enh.	70	0.6	1/5	367	
BSD213	TO-72	10	50	-	_	0.1	2	enh.	70	0.6	1/5	367	
BSD214	TO-72	20	50	-	_	0.1	2	enh.	70	0.6	1/5	367	
BSD215	TO-72	20	50	_	_	0.1	2	enh.	70	0.6	1/5	367	
BSS83	SOT143	10	50	_	_	0.1	2	enh.	45	0.6	1/5	541	
BSV81	TO-72	30(2)	25	-	_	-	-	depl.	100	0.5	_	659	

#### **Notes**

- 1. Enhancement types V<sub>GS(th)</sub>.
- 2.  $V_{DB}/V_{SB}$ .

## Selection guide

### **N-CHANNEL, DUAL GATE MOS-FETS**

All types protected against excessive input voltage surges.

		RAT	NGS		CHAR	ACTERIS	TICS				
TYPE NUMBER	ENVELOPE	V <sub>DS</sub> (V)	I <sub>D</sub> (mA)	I <sub>DSS</sub> min. <sub>-</sub> max. (mA)	-V <sub>(P)GS</sub> (V) note 1	y <sub>fs</sub> min. (mS)	C <sub>is</sub> typ. (pF)	C <sub>os</sub> typ. (pF)	F typ. (dB)	REMARKS	PAGE
BF901	SOT143	12	30	_	0.7	25	2.35	1.2	1.7	VHF & UHF	147
BF901R	SOT143R	12	30		0.7	25	2.35	1.2	1.7	VHF & UHF	147
BF904	SOT143	7	30	_	1.8	22	2.2	1.3	2	VHF & UHF	150
BF904R	SOT143R	7	30	_	1.8	22	2.2	1.3	2	VHF & UHF	150
BF904WR	SOT343R	7	30	-	1.8	22	2.2	1.3	2	VHF & UHF	159
BF908	SOT143	12	40	3 to 27	2	36	3.1	1.7	1.5	VHF & UHF	168
BF908R	SOT143R	12	40	3 to 27	2	36	3.1	1.7	1.5	VHF & UHF	168
BF908WR	SOT343R	12	40	3 to 27	2	36	3.1	1.7	1.5	VHF & UHF	174
BF909	SOT143	7	40	-	1	36	3.6	2.3	2	VHF & UHF	178
BF909R	SOT143R	7	40	-	1	36	3.6	2.3	2	VHF & UHF	178
BF909WR	SOT343R	7	40	_	1	36	3.6	2.3	2	VHF & UHF	186
BF989	SOT143	20	20	2 - 20	2.7	9.5	1.8	0.9	2.8	UHF	195
BF990A	SOT143	18	30	_	1.3	18	2.6	1.2	2.8	UHF	199
BF990AR	SOT143R	18	30	-	1.3	18	_	1.2	2	UHF	203
BF991	SOT143	20	20	4 - 25	2.5	10	2.1	1.1	0.7	VHF	205
BF992	SOT143	20	40	_	1.3	20	4	2	1.2	VHF	209
BF992R	SOT143R	20	40	<b> </b>	1.3	20	_	2	1.2	VHF	215
BF994S	SOT143	20	30	4 to 20	2.5	15	2.5	1	1	VHF	217
BF996S	SOT143	20	30	4 to 20	2.5	15	2.3	0.8	1.8	UHF	221
BF997	SOT143	20	30	4 to 20	2.5	15	2.5	1	1	VHF	225
BF998	SOT143	12	30	2 to 18	2.5	21	2.1	1.05	1	VHF & UHF	228
BF998R	SOT143R	12	30	2 to 18	2.5	21	2.1	1.05	1	VHF & UHF	237
BF998WR	SOT343R	12	30	2 to 18	2.5	22	2.1	1.05	1	VHF & UHF	246
BF1100	SOT143	14	30	-	1	24	2.2	1.4	2	VHF & UHF	254
BF1100R	SOT143R	14	30	-	1	24	2.2	1.4	2	VHF & UHF	254
BF1100WR	SOT343R	14	30	-	1	24	2.2	1.4	2	VHF & UHF	265

#### Note

1. Enhancement types V<sub>GS(th)</sub>.

# Selection guide

#### N-CHANNEL VERTICAL D-MOS-FETS FOR SWITCHING

Total power dissipation ( $P_{tot}$ ) measured at  $T_{amb}$  = 25 °C, unless otherwise specified.

				GS	CHARACTERISTICS						
TYPE NUMBER	ENVELOPE	V <sub>DS</sub>	I <sub>D</sub>	P <sub>tot</sub>	V <sub>GS(th)</sub>		Son Ω)	at I <sub>D</sub>	at V <sub>GS</sub>	t <sub>on</sub> /t <sub>off</sub> max.	PAGE
		(*)	(IIIA)	(11144)	(*)	typ.	max.	(IIIA)	(V)	(ns)	
BS107	TO-92 var.	200	120	500	typ. 1.8	15	28	20	2.6	10/10	334
BS107A	TO-92 var.	200	250	600	1 to 3	4.5	6.4	250	10	5/15	341
BS108	TO-92 var.	200	250	1000	0.4 to 1.8	5	8	100	2.8	10/30	344
BS170	TO-92 var.	60	500	830	0.8 to 3	2.5	5	200	10	10/10	347
BSD254	TO-92 var.	250	200	850	0.6 to 1.4	-	12	250	5	10/30	371
BSD254A	TO-92 var.	250	200	850	0.6 to 1.4	-	12	250	5	10/30	371
BSD254AR	TO-92 var.	250	200	850	0.6 to 1.4	-	12	250	5	10/30	371
BSN10	TO-92 var.	50	175	830	0.4 to 1.8	14	20	100	5	5/10	377
BSN10A	TO-92 var.	50	175	830	0.4 to 1.8	14	20	100	5	5/10	377
BSN20	SOT23	50	100	250	0.4 to 1.8	14	20	100	5	5/10	381
BSN204	TO-92	200	250	1000	0.4 to 1.8	5	8	100	2.8	10/30	385
BSN204A	TO-92	200	250	1000	0.4 to 1.8	5	8	100	2.8	10/30	385
BSN205	TO-92 var.	200	300	1000	0.8 to 2.8	4.5	6	400	10	10/20	389
BSN205A	TO-92 var.	200	300	1000	0.8 to 2.8	4.5	6	400	10	10/20	389
BSN254	TO-92 var.	250	300	1000	0.8 to 2.2	4.5	10	20	2.4	10/30	393
BSN254A	TO-92 var.	250	300	1000	0.8 to 2.2	4.5	10	20	2.4	10/30	393
BSN274	TO-92 var.	270	250	1000	0.8 to 2	6.5	14	20	2.4	10/30	397
BSN274A	TO-92 var.	270	250	1000	0.8 to 2	6.5	14	20	2.4	10/30	397
BSN304	TO-92 var.	300	250	1000	0.8 to 2	7.9	14	20	2.4	10/30	402
BSN304A	TO-92 var.	300	250	1000	0.8 to 2	7.9	14	20	2.4	10/30	402
BSP89	SOT223	240	350	1500	0.8 to 2	4	6	340	10	10/30	408
BSP100	SOT223	30	3500	1650	1 to 2.8	0.08	0.1	2200	10	40/75	414
BSP106	SOT223	60	425	1500	0.8 to 3	2.5	4	200	10	5/15	420
BSP107	SOT223	200	200	1500	0.8 to 2.4	20	28	20	2.6	10/20	426
BSP108	SOT223	80	500	1500	1.5 to 3.5	2	3	500	10	8/15	433
BSP110	SOT223	80	325	1500	0.8 to 2.8	7	10	150	5	5/10	437
BSP120	SOT223	200	250	1500	0.8 to 2.8	7	12	250	10	6/20	441
BSP121	SOT223	200	350	1500	0.8 to 2.8	4.5	6	400	10	10/20	445
BSP122	SOT223	200	550	1500	0.4 to 2	1.6	2.5	750	10	35/50	450
BSP124	SOT223	250	250	1500	0.6 to 1.4	-	12	250	5	10/30	452
BSP126	SOT223	250	350	1500	0.8 to 2	5	10	20	2.4	10/30	459
BSP127	SOT223	270	350	1500	0.8 to 2	6.5	8	250	10	10/30	464
BSP128	SOT223	200	350	1500	0.4 to 1.8	5	8	100	2.8	10/30	466
BSP130	SOT223	300	300	1500	0.8 to 2	6.7	8	250	10	10/30	468
BSP145	SOT223	450	250	1500	2 to 4	10	14	100	10	10/100	474

## Selection guide

#### N-CHANNEL VERTICAL D-MOS-FETS FOR SWITCHING (continued)

			RATIN	GS							
TYPE NUMBER	ENVELOPE	V <sub>DS</sub>	I <sub>D</sub>	P <sub>tot</sub>	V <sub>GS(th)</sub>	-	Son (2)	at I <sub>D</sub>	at V <sub>GS</sub>	t <sub>on</sub> /t <sub>off</sub> max.	PAGE
		(*)	(IIIA)	(mW)	(*)	typ.	max.	(mA)	(V)	(ns)	a Archine
BSP152	SOT223	200	550	1500	1.5 to 3.5	-	2.5	750	10	15/30	480
BSS87	SOT89	200	280	1000	0.8 to 2.8	4.5	6	400	10	10/25	551
BSS88	TO-92 var.	230	250	1000	0.4 to 1.2	5	8	150	5	10/30	554
BSS89	TO-92 var.	200	300	1000	0.8 to 2.8	4.5	6	400	10	_	557
BSS91	TO-18	200	350	1500 <sup>(1)</sup>	0.8 to 2.8	4.5	6	400	10	15/25	561
BSS100	TO-92 var.	100	250	830	0.8 to 2.8	3	6	120	10	10/20	568
BSS123	SOT23	100	150	250	0.8 to 2.8	3	6	120	10	10/20	577
BSS131	SOT23	240	100	360	0.8 to 2.8	_	16	100	10	10/20(2)	581
BSS138	SOT23	50	200	360	0.5 to 1.5	2	3.5	200	5	16/40 <sup>(2)</sup>	584
BST70A	TO-92 var.	80	500	1000	1.5 to 3.5	2	4	500	10	10/15	593
BST72A	TO-92 var.	80	300	830	1.5 to 3.5	7	10	150	5	10/10	597
BST74A	TO-92 var.	200	300	1000	0.8 to 2.8	6	12	250	10	10/25	601
BST76A	TO-92 var.	180	300	1000	0.7 to 2.7	7	10	15	3	10/15	605
BST78	TO-126	450	750	15000 <sup>(3)</sup>	2 to 4	10	14	100	10	10/100	609
BST80	SOT89	80	500	1000	1.5 to 3.5	2	4	500	10	10/15	613
BST82	SOT23	80	175	300	1.5 to 3.5	7	10	150	5	10/10	617
BST84	SOT89	200	250	1000	0.8 to 2.8	6	12	250	10	10/25	621
BST86	SOT89	180	300	1000	0.7 to 2.7	7	10	15	3	10/15	625
BST124	TO-126	250	450	6000	1.4 to 0.6	_	12	250	5	10/30	644
PHN205	SO8 (SOT96)	20	4800	1300	1.0 to 2.8	_	0.05	4400	10	t.b.f.	693
PHN110	SO8 (SOT96)	30	3500	1300	1.0 to 2.8	0.08	0.1	2200	10	40/140	696
PHN210 <sup>(4)</sup>	SO8 (SOT96)	30	3500	1300	1.0 to 2.8	0.08	0.1	2200	10	40/140	700
PHC21025 <sup>(5)</sup>	SO8 (SOT96)										684
PMBF107	SOT23	200	100	250	0.8 to 2.4	20	28	20	2.6	10/20	719
PMBF170	SOT23	60	250	300	0.8 to 3	2.5	5	200	10	10/15	725
VN2406L	TO-92 var.	240	210	1000	0.8 to 2	-	6	500	10	10/30	783
VN2410L	TO-92 var.	240	150	1000	0.8 to 2	-	10	100	2.5	10/30	789
2N7000	TO-92 var.	60	280	830	0.8 to 3	3.5	5.3	75	4.5	10/10	832
2N7002	SOT23	60	180	300	0.8 to 3	3.5	5.3	75	4.5	10/15	838

#### Notes

- 1.  $P_{tot}$  measured at  $T_{case} = 25$  °C.
- 2. Typical values.
- 3.  $P_{tot}$  measured at  $T_{mb} = 75$  °C.
- 4. Double DMOS.
- 5. Double DMOS complementary N and P channels; for N channel see PHN210, for P channel see PHP225.

## Selection guide

#### P-CHANNEL VERTICAL D-MOS-FETS FOR SWITCHING

P<sub>tot</sub> measured at T<sub>amb</sub> = 25 °C.

			RATING	iS		СН	ARACT	ERISTIC	cs		
TYPE NUMBER	ENVELOPE	V <sub>DS</sub>	I <sub>D</sub>	P <sub>tot</sub> (mW)	V <sub>GS(th)</sub>		Son Ω)	at I <sub>D</sub>	at V <sub>GS</sub>	t <sub>on</sub> /t <sub>off</sub> max.	PAGE
		(*)	(111/2)	(11144)	(*)	typ.	max.	(11174)	(V)	(ns)	-
BS208	TO-92 var.	200	200	830	0.8 to 2.8	10	14	200	10	10/30	350
BS250	TO-92 var.	45	250	830	1.3 to 5	9	14	200	10	4/10	355
BSP92	SOT223	240	180	1500	0.8 to 1.8	12	20	180	10	10/30	411
BSP204	TO-92 var.	200	250	1000	0.8 to 2.8	10	15	200	10	10/30	486
BSP204A	TO-92 var.	200	250	1000	0.8 to 2.8	10	15	200	10	10/30	486
BSP205	SOT223	60	275	1500	1.5 to 3.5	7.5	10	200	10	6/15	493
BSP206	SOT223	60	350	1500	1.5 to 3.5	4.5	6	200	10	8/25	497
BSP220	SOT223	200	225	1500	0.8 to 2.8	10	12	200	10	20/30	501
BSP225	SOT223	250	225	1500	0.8 to 2.8	10	15	200	10	10/30	507
BSP230	SOT223	200	550	1500	1.5 to 3.5	_	2.5	750	10	15/30	513
BSP250	SOT223	30	3000	1650	1 to 2.8	0.22	0.25	1000	10	80/140	519
BSP254	TO-92 var.	250	200	1000	0.8 to 2.8	10	15	200	10	10/30	525
BSP254A	TO-92 var.	250	200	1000	0.8 to 2.8	10	15	200	10	10/30	525
BSP304	SOT223	200	550	1500	1.5 to 3.5	_	2.5	170	10	15/30	530
BSS84	SOT23	50	130	250	0.8 to 2	6	10	130	10	3/7 <sup>(1)</sup>	545
BSS92	TO-92 var.	200	250	1000	0.8 to 2.8	10	20	100	10	10/30	565
BSS110	TO-92 var.	50	170	830	0.8 to 2	6	10	170	10	3/7 <sup>(1)</sup>	572
BSS192	SOT89	200	150	1000	0.8 to 2.8	10	20	100	10	10/30	587
BST100	TO-92 var.	60	300	1000	1.5 to 3.5	4.5	6	200	10	4/20	629
BST110	TO-92 var.	50	300	830	1.5 to 3.5	7.5	10	200	10	4/20	633
BST120	SOT89	60	300	1000	1.5 to 3.5	4.5	6	200	10	4/20	637
BST122	SOT89	50	250	1000	1.5 to 3.5	7.5	10	200	10	4/20	641
PHP112	SO8 (SOT96)	20	3100	1300	1.0 to 2.8	-	0.12	2000	10	t.b.f.	706
PHP125	SO8 (SOT96)	30	2300	1300	1.0 to 2.8	0.22	0.25	1000	10	80/140	709
PHP225 <sup>(2)</sup>	SO8 (SOT96)	30	2300	1300	1.0 to 2.8	0.22	0.25	1000	10	80/140	712
PHC21025 <sup>(3)</sup>	SO8 (SOT96)						-		***************************************		684

#### **Notes**

- 1. Typical values.
- 2. Double DMOS.
- 3. Double DMOS complementary N and P channels; for N channel see PHN210, for P channel see PHP225.

### **MARKING CODES**

# **Marking codes**

Types in SOT23, SOT89, SOT143 and SOT343 envelopes are marked with a code as listed in the following tables.

MARKING CODE
S6p
S7p
S8p
S9p
M65
M66
M67
M84
M85
M86
M33
M34
M35
M01
M02
M04
M06
MC
M26
M27
MD
M28
M29
MAp
M87
M85
M91
M92
M52

TYPE NUMBER	MARKING
	CODE
BF994S	MGp
BF996S	МНр
BF997	MKp
BF998	МОр
BF998R	MOp
BF998WR	MB
BF1100	M56
BF1100R	M57
BF1100WR	MF
BFR30	M1p
BFR31	M2p
BFR200	M20
BSD22	M32
BSN20	M8p
BSN22	M18
BSR56	M4p
BSR57	М5р
BSR58	М6р
BSS83	M74
BSS84	Sp
BSS87	KA
BSS123	SAp
BSS131	SR
BSS138	SS
BSS192	KB
BST80	KM
BST82	02p
BST84	KN
BST86	ко

TYPE NUMBER	MARKING CODE
BST120	LM
BST122	LN
PMBF107	pKz
PMBF170	pKX
PMBF4391	p6J
PMBF4392	p6K
PMBF4393	p6G
PMBF4416	p6A
PMBF4416A	M16
PMBF5484	p6B
PMBF5485	p6M
PMBF5486	p6H
PMBFJ108	p08
PMBFJ109	p09
PMBFJ110	p10
PMBFJ111	p11
PMBFJ112	p12
PMBFJ113	p13
PMBFJ174	p6X
PMBFJ175	p6W
PMBFJ176	p6S
PMBFJ177	p6Y
PMBFJ210	M68
PMBFJ211	M69
PMBFJ212	M70
PMBFJ308	M08
PMBFJ309	M09
PMBFJ310	M10
2N7002	702

### **GENERAL**

	Dome
	Page
Quality	20
Pro electron type numbering system	20
Rating systems	21
Letter symbols	22
S-parameter definitions	25
Tape and reel packing	25
Mounting and soldering	37
Thermal considerations	51
Electrostatic charges	55
Work station	55
Receipt and storage	55
Assembly	56

### General

#### QUALITY

#### **Total Quality Management**

Philips Semiconductors is a Quality Company, renowned for the high quality of our products and service. We keep alive this tradition by constantly aiming towards one ultimate standard, that of zero defects. This aim is guided by our Total Quality Management (TQM) system, the basis of which is described in the following paragraphs.

#### QUALITY ASSURANCE

Based on ISO 9000 standards, customer standards such as Ford TQE and IBM MDQ. Our factories are certified to ISO 9000 by external inspectorates.

#### PARTNERSHIPS WITH CUSTOMERS

PPM co-operations, design-in agreements, ship-to-stock, just-in-time and self-qualification programmes, and application support.

#### PARTNERSHIPS WITH SUPPLIERS

Ship-to-stock, statistical process control and ISO 9000 audits.

#### QUALITY IMPROVEMENT PROGRAMME

Continuous process and system improvement, design improvement, complete use of statistical process control, realization of our final objective of zero defects, and logistics improvement by ship-to-stock and just-in-time agreements.

#### Advanced quality planning

During the design and development of new products and processes, quality is built-in by advanced quality planning. Through failure-mode-and-effect analysis the critical parameters are detected and measures taken to ensure good performance on these parameters. The capability of process steps is also planned in this phase.

#### **Product conformance**

The assurance of product conformance is an integral part of our quality assurance (QA) practice. This is achieved by:

- Incoming material management through partnerships with suppliers.
- In-line quality assurance to monitor process reproducibility during manufacture and initiate any necessary corrective action. Critical process steps are 100% under statistical process control.

- Acceptance tests on finished products to verify conformance with the device specification. The test results are used for quality feedback and corrective actions. The inspection and test requirements are detailed in the general quality specifications.
- Periodic inspections to monitor and measure the conformance of products.

#### **Product reliability**

With the increasing complexity of Original Equipment Manufacturer (OEM) equipment, component reliability must be extremely high. Our research laboratories and development departments study the failure mechanisms of semiconductors. Their studies result in design rules and process optimization for the highest built-in product reliability. Highly accelerated tests are applied to the products reliability evaluation. Rejects from reliability tests and from customer complaints are submitted to failure analysis, to result in corrective action.

#### **Customer responses**

Our quality improvement depends on joint action with our customer. We need our customer's inputs and we invite constructive comments on all aspects of our performance. Please contact our local sales representative.

#### Recognition

The high quality of our products and services is demonstrated by many Quality Awards granted by major customers and international organizations.

#### PRO ELECTRON TYPE NUMBERING SYSTEM

#### Basic type number

This type designation code applies to discrete semiconductor devices (not integrated circuits), multiples of such devices, semiconductor chips and Darlington transistors.

#### FIRST LETTER

The first letter gives information about the material for the active part of the device.

- A germanium or other material with a band gap of 0.6 to 1 eV
- B silicon or other material with a band gap of 1 to 1.3 eV
- C gallium arsenide (GaAs) or other material with a band gap of 1.3 eV or more
- R compound materials, e.g. cadmium sulphide

### General

#### SECOND LETTER

The second letter indicates the function for which the device is primarily designed. The same letter can be used for multi-chip devices with similar elements.

In the following list low power types are defined by  $R_{th\ j-mb} > 15$  K/W and power types by  $R_{th\ j-mb} \le 15$  K/W.

- A diode; signal, low power
- B diode; variable capacitance
- C transistor; low power, audio frequency
- D transistor; power, audio frequency
- E diode: tunnel
- F transistor; low power, high frequency
- G multiple of dissimilar devices/miscellaneous devices; e.g. oscillators. Also with special third letter; see under Section "Serial number".
- H diode; magnetic sensitive
- L transistor; power, high frequency
- N photocoupler
- P radiation detector; e.g. high sensitivity photo-transistor; with special third letter
- Q radiation generator; e.g. LED, laser; with special third
- R control or switching device; e.g. thyristor, low power; with special third letter
- S transistor; low power, switching
- T control or switching device; e.g. thyristor, low power; with special third letter
- U transistor; power, switching
- W surface acoustic wave device
- X diode; multiplier, e.g. varactor, step recovery
- Y diode; rectifying, booster
- Z diode; voltage reference or regulator, transient suppressor diode; with special third letter.

#### SERIAL NUMBER

The number comprises three figures running from 100 to 999 for devices primarily intended for consumer equipment, or one letter (Z, Y, X, etc.) and two figures running from 10 to 99 for devices primarily intended for industrial or professional equipment.<sup>(1)</sup>

#### Version letter

A letter may be added to the basic type number to indicate minor electrical or mechanical variants of the basic type.

#### RATING SYSTEMS

The rating systems described are those recommended by the IEC in its publication number 134.

#### Definitions of terms used

#### **ELECTRONIC DEVICE**

An electronic tube or valve, transistor or other semiconductor device. This definition excludes inductors, capacitors, resistors and similar components.

#### CHARACTERISTIC

A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic or nuclear, and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.

#### BOGEY ELECTRONIC DEVICE

An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those characteristics that are directly related to the application.

#### RATING

A value that establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in any suitable terms. Limiting conditions may be either maxima or minima.

#### RATING SYSTEM

The set of principles upon which ratings are established and which determine their interpretation. The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

#### Absolute maximum rating system

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic

When the supply of these serial numbers is exhausted, the serial number may be expanded to three figures for industrial types and four figures for consumer types.

General

device of a specified type, as defined by its published data, which should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.

The equipment manufacturer should design so that, initially and throughout the life of the device, no absolute maximum value for the intended service is exceeded with any device, under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

#### Design maximum rating system

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout the life of the device, no design maximum value for the intended service is exceeded with a bogey electronic device, under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, variation in characteristics of all other devices in the equipment, equipment control adjustment, load variation, signal variation and environmental conditions.

#### Design centre rating system

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average

applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in the characteristics of all electronic devices.

The equipment manufacturer should design so that, initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the stated normal supply voltage.

#### LETTER SYMBOLS

The letter symbols for transistors detailed in this section are based on IEC publication number 148.

#### **Basic letters**

In the representation of currents, voltages and powers, lower-case letter symbols are used to indicate all instantaneous values that vary with time. All other values are represented by upper-case letters.

Electrical parameters<sup>(1)</sup> of external circuits and of circuits in which the device forms only a part are represented by upper-case letters. Lower-case letters are used for the representation of electrical parameters inherent in the device. Inductances and capacitances are always represented by upper-case letters.

The following is a list of basic letter symbols used with semiconductor devices:

- B, b susceptance (imaginary part of an admittance)
- C capacitance
- G, g conductance (real part of an admittance)
- H, h hybrid parameter
- I. i current
- L inductance
- P, p power
- R, r resistance (real part of an impedance)
- V, v voltage
- X, x reactance (imaginary part of an impedance)
- Y, v admittance
- Z, z impedance

<sup>(1)</sup> For the purpose of this publication, the term 'electrical parameters' applies to four-pole matrix parameters, elements of electrical equivalent circuits, electrical impedances and admittances, inductances and capacitances.

### General

#### Subscripts

Upper-case subscripts are used for the indication of:

- continuous (DC) values (without signal), e.g. ID
- instantaneous total values, e.g. i<sub>D</sub>
- · average total values, e.g. ID(AV)
- peak total values, e.g. IDM
- root-mean-square total values, e.g. I<sub>D(RMS)</sub>.

Lower-case subscripts are used for the indication of values applying to the varying component alone:

- instantaneous values, e.g. ib
- root-mean-square values, e.g. l<sub>d(rms)</sub>
- peak values, e.g. l<sub>dm</sub>
- average values, e.g. I<sub>d(av)</sub>.

The following is a list of subscripts used with basic letter symbols for semiconductor devices:

A, a	anode
amb	ambient
(AV), (av)	average value
B, b	base
(BO)	breakover
(BR)	breakdown
case	case
C, c	collector
С	controllable
D, d	drain
E, e	emitter
F, f	fall, forward (or forward transfer)
G, g	gate
Н	holding
h	heatsink
l, i	input
j-a	junction to ambient
j-mb	junction to mounting base
K, k	cathode
L	load
M, m	peak value
(min)	minimum
(max)	maximum
mb	mounting base
О, о	as third subscript: the terminal not mentioned is open-circuit

(OV)	overload
P, p	pulse
Q, q	turn-off
R, r	as first subscrip

as first subscript: reverse (or reverse transfer), rise. As second subscript: repetitive, recovery. As third subscript: with a specified resistance between the terminal not mentioned and the

reference terminal

(RMS), (rms) root-mean-square value

otorogo

S, s as first subscript: series, source, storage, stray, switching. As second subscript: surge (non-repetitive). As third subscript: short circuit between the terminal not mentioned and the

reference terminal

sig	storage
th	thermal
TO	threshold
tot	total
W	working
X, x	specified circuit
Z, z	reference or regulator (zener)
1	input (four-pole matrix)

#### Applications and examples

#### TRANSISTOR CURRENTS

2

The first subscript indicates the terminal carrying the current (conventional current flow from the external circuit into the terminal is positive).

output (four-pole matrix).

Examples: ID, iD, id, Idm.

#### TRANSISTOR VOLTAGES

A voltage is indicated by the first two subscripts: the first identifies the terminal at which the voltage is measured and the second the reference terminal or the circuit node. The second subscript may be omitted when there is no possibility of confusion.

Examples: V<sub>GS</sub>, v<sub>GS</sub>, v<sub>as</sub>, V<sub>asm</sub>.

#### SUPPLY VOLTAGES OR CURRENTS

Supply voltages or supply currents are indicated by repeating the appropriate terminal subscript.

Examples:  $V_{DD}$ ,  $I_{SS}$ .

#### General

A reference terminal is indicated by a third subscript.

Example: V<sub>DDS</sub>.

DEVICES WITH MORE THAN ONE TERMINAL OF THE SAME KIND

If a device has more than one terminal of the same kind, the subscript is formed by the appropriate letter for the terminal, followed by a number. Hyphens may be used to avoid confusion in multiple subscripts.

Examples:

I<sub>G2</sub> continuous (DC) current flowing into the

second gate terminal

V<sub>G2-S</sub> continuous (DC) voltage between the

terminals of second gate and source.

MULTIPLE DEVICES

For multiple unit devices, the subscripts are modified by a number preceding the letter subscript. Hyphens may be used to avoid confusion in multiple subscripts.

**Examples:** 

I<sub>2D</sub> continuous (DC) current flowing into the drain

terminal of the second unit

 $V_{1D-2D}$  continuous (DC) voltage between the drain

terminals of the first and second units.

**ELECTRICAL PARAMETERS** 

The upper-case variant of a subscript is used for the designation of static (DC) values.

Examples:

gFS static value of forward transconductance in

common-source configuration (DC current

gain)

R<sub>DS</sub> DC value of the drain-source resistance.

The static value is the slope of the line from the origin to the operating point on the appropriate characteristic curve, i.e. the quotient of the appropriate electrical quantities at the operating point.

The lower-case variant of a subscript is used for the designation of small-signal values.

Examples:

gfs small-signal value of the short-circuit

forward transconductance in common-source configuration

 $Z_i = R_i + jX_i$  small-signal value of the input

impedance.

If more than one subscript is used, subscripts for which a choice of style is allowed, the subscripts chosen are all upper-case or all lower-case.

Examples: hee, yee, hee, ges.

FOUR-POLE MATRIX PARAMETERS

The first letter subscript (or double numeric subscript) indicates input, output, forward transfer or reverse transfer.

Examples:  $h_i$  (or  $h_{11}$ ),  $h_o$  (or  $h_{22}$ ),  $h_f$  (or  $h_{21}$ ),  $h_r$  (or  $h_{12}$ ).

A further subscript is used for the identification of the circuit configuration. When no confusion is possible, this further subscript may be omitted.

Examples:  $h_{fe}$  (or  $h_{21e}$ ),  $h_{FE}$  (or  $h_{21E}$ ).

DISTINCTION BETWEEN REAL AND IMAGINARY PARTS

If it is necessary to distinguish between real and imaginary parts of electrical parameters, no additional subscripts are used. If basic symbols for the real and imaginary parts exist, these may be used.

Examples:  $Z_i = R_i + jX_i$ ,  $y_{fe} = g_{fe} + jb_{fe}$ .

If such symbols do not exist or are not suitable, the notation shown in the following examples is used.

Examples:

Re (hib) etc. for the real part of hib

Im (hib) etc. for the imaginary part of hib.

General

#### S-PARAMETER DEFINITIONS

The S-parameter symbols in this section are based on IEC publication 747-7.

S-parameters (return losses or reflection coefficients) of a module can be defined as the  $S_{11}$  and the  $S_{22}$  of a two-port network (see Fig.1).




Fig.1 Two-port network with reflection coefficients S11 and S22.

$$b_1 = S_{11} \cdot a_1 + S_{12} \cdot a_2 \tag{1}$$

$$b_2 = S_{21} \cdot a_1 + S_{22} \cdot a_2 \tag{2}$$

where

$$a_1 = \frac{1}{2 \cdot \sqrt{Z_0}} \cdot (V_1 + Z_0 \cdot i_1) = \text{signal into port 1}$$

$$a_2 = \frac{1}{2 \cdot \sqrt{Z_0}} \cdot (V_2 + Z_0 \cdot i_2) = \text{signal into port 2}$$

$$b_1 = \frac{1}{2 \cdot \sqrt{Z_0}} \cdot (V_1 + Z_0 \cdot i_1) = \text{signal out port 1}$$
 (4)

$$b_2 = \frac{1}{2 \cdot \sqrt{Z_0}} \cdot (V_1 + Z_0 \cdot i_2) = \text{signal out port 2}$$

From (1) and (2) formulae for the return losses can be derived:

$$S_{11} = \frac{b_1}{a_1} \bigg| a_2 = 0 \tag{5}$$

$$S_{22} = \frac{b_2}{a_2} \Big| a_1 = 0 \tag{6}$$

In (5),  $a_2 = 0$  means output port terminated with  $Z_0$  (derived from formula (4)).

In (6),  $a_1 = 0$  means input port terminated with  $Z_0$  (derived from formula (3)).

#### Measurement

The return losses are measured with a network analyzer after calibration, where the influence of the test jig is eliminated. The necessary termination of the other port with  $Z_0$  is done automatically by the network analyzer.


The network analyser must have a directivity of at least 40 dB to obtain an accuracy of 0.5 dB when measuring return loss figures of 20 dB. A full two-port correction method can be used to improve the accuracy.

#### TAPE AND REEL PACKING

Tape and reel packing meets the feed requirements of automatic pick and place equipment (packing conforms to IEC publication 286-2 and 286-3). Additionally, the tape is an ideal shipping container.

#### Packing (TO-92 leaded types)

The transistors are supplied on tape in boxes (ammopack) or on reels. The number per reel and per ammopack is 2000. The ammopack has 80 layers of 25 transistors each. Each layer contains 25 transistors, plus one empty position in order to fold the layer correctly. The ammopack is accessible from both sides, enabling the user to choose between 'normal' (see Fig.3) and 'reverse' tape. 'Normal' is indicated by a plus sign (+) on the ammopack and 'reverse' by a minus sign (-). In the European version, the leading pin is the source.



General

Table 1 Tape specification (TO-92 leaded types)

OVMPO	DIMPRIOLON	SPECIFICATIONS			DEMARKS		
SYMBOL	DIMENSION	MIN.	NOM.	MAX.	TOL.	UNIT	REMARKS
A <sub>1</sub>	body width	4	<u> </u>	4.8	_	mm	
Α	body height	4.8	_	5.2	_	mm	
T	body thickness	3.5	-	3.9	-	mm	
Р	pitch of component	-	12.7	<b>-</b>	±1	mm	
P <sub>0</sub>	feed hole pitch	_	12.7	-	±0.3	mm	
	cumulative pitch error		_	_	±0.1		note 1
P <sub>2</sub>	feed hole centre to component centre	_	6.35	-	±0.4	mm	to be measured at bottom of clinch
F	distance between outer leads	_	5.08	-	+0.6/-0.2	mm	
Δh	component alignment	_	0	1	_	mm	at top of body
W	tape width		18	_	±0.5	mm	
W <sub>0</sub>	hold-down tape width	-	6	-	±0.2	mm	
W <sub>1</sub>	hole position	_	9	Ī-	+0.7/-0.5	mm	
W <sub>2</sub>	hold-down tape position	<b> </b>	0.5	Ī-	±0.2	mm	
H <sub>0</sub>	lead wire clinch height	I	16.5	-	±0.5	mm	
H <sub>1</sub>	component height	<b> </b>	-	23.25	-	mm	
L	length of snipped leads	-	-	11	-	mm	
D <sub>0</sub>	feed hole diameter	_	4	_	±0.2	mm	
t	total tape thickness	_	-	1.2	_	mm	t <sub>1</sub> = 0.3 to 0.6
F <sub>1</sub> , F <sub>2</sub>	lead-to-lead distance	-	_	_	+0.4/-0.2	mm	·
H <sub>2</sub>	clinch height	_	1-	_	-	mm	
(p)	pull-out force	6	-	Ī-	_	N	

#### Note

1. Measured over 20 devices.

#### **Dropouts**

A maximum of 0.5% of the specified number of transistors in each packing may be missing. Up to 3 consecutive components may be missing provided the gap is followed by 6 consecutive components.

#### Tape splicing


Splice the carrier tape on the back and/or front so that the feed hole pitch  $(P_0)$  is maintained (see Figs 2 and 4).

#### **Bulk packing**


In addition to TO-92 on tape, TO-92 can also be delivered in bulk. Products are packed in boxes in foil and plastic bags with 1000 pieces to a bag and 5 bags to a box.


As well as the standard TO-92 with straight leads, (see Fig.5) leads with delta pinning are available in bulk, on request (see Fig.6).

### General




1995 Apr 27





### General




#### **Packing SMD types**


Table 2 Packing quantities per reel (SMD types)


PACKAGE	180 mm REEL	330 mm REEL		
SOT23	3000	10000		
SOT89	1000	4000		
SOT143	3000	10000		
SOT143R	3000	10000		
SOT223	1000	4000		
SOT343	3000	10000		
SOT343R	3000	10000		
SO8 (SOT96)	1000	2500		

Table 3 Packing quantities per tube (SMD types)

· ·	•		
PACKAGE		SPQ	PQ
SO8 (SOT96)	Γ	100	2000










Table 4 Carrier tape widths for packages

CARRIER TAPE		
8 mm	12 mm	
SOT23	SOT89	
SOT143(R)	SOT223	
SOT343(R)	SOT96 (SO8)	

General

Table 5 SMD packages: tape dimensions (in mm)

<b>DIMENSION</b> (Figs 7 to 10)	CARRIER TAPE					
	8 mm	12 mm	TOLERANCE			
Overall dimensions						
W	8.0	12.0	±0.2			
K	<1.5	<2.4	-			
G	>0.75	>0.75				
Sprocket holes; note 1						
D <sub>0</sub>	1.5	1.5	+0.1/-0			
E	1.75	1.75	±0.1			
P <sub>0</sub>	4.0	4.0	±0.1			
Relative placement com	partment					
P <sub>2</sub>	2.0	2.0	±0.1			
F	3.5	5.5	±0.05			
Compartment						
A <sub>0</sub>						
B <sub>0</sub>		Compartment dimensions depend on package size. Maximum clearance between				
B <sub>1</sub>	device and compartment is 0.3 mm; the minimum clearance ensures that the device is not totally restrained within the compartment.					
K <sub>0</sub>	io not lotally roomalities	a www.marana				
D <sub>1</sub>	>1.0	>1.5	· [-			
Р	4.0	8.0	±0.1			
θ	<15°	<15°	_			
Cover tape; note 2			•			
W <sub>1</sub>	<5.4	<9.5	-			
T <sub>1</sub>	<0.1	<0.1	-			
Carrier tape						
W	8.0	12.0	±0.2			
Τ	<0.2	<0.2	_			
•	10.00	10.2				

### **Notes**

- 1. Tolerance over any 10 pitches ±0.2 mm.
- 2. The cover tape shall not overlap the tape or sprocket holes.

General




Table 6 Reel dimensions (in mm)

DIMENSION (see Fig.11)	8 mm TAPE	12 mm TAPE	TOLERANCE
Flange			
A	180 <sup>(1)</sup> – 286 or 330	180 or 330	±0.5
t	1.5	1.5	+0.5/-0.1
W	8.4	12.4	18.0+0.2
Hub			
В	62	62	±1.5
С	12.75	12.75	+0.15/-0.2
Key slot			
E	2	2	±0.2
U	4	4	±0.5
0	120°	120°	-

### Note

1. Large reel diameter depends on individual package (286 or 350).

### General

#### **MOUNTING AND SOLDERING**

### Mounting methods

There are two basic forms of electronic component construction, those with leads for through-hole mounting and microminiature types for surface mounting (SMD). Through-hole mounting gives a very rugged construction and uses well established soldering methods. Surface mounting has the advantages of high packing density plus high-speed automated assembly. Surface mounting techniques are complex and this chapter gives only a simplified overview of the subject.

Although many electronic components are available as surface mounting types, some are not and this often leads to the use of through-hole as well as surface mounting components on one substrate (a mixed print). The mix of components affects the soldering methods that can be applied. A substrate having SMDs mounted on one or both sides but no through-hole components is likely to be suitable for reflow or wave soldering. A double sided mixed print that has through-hole components and some SMDs on one side and densely packed SMDs on the other normally undergoes a sequential combination of reflow and wave soldering. When the mixed print has only through-hole components on one side and all SMDs on the other, wave soldering is usually applied.

### Reflow soldering

#### SOLDER PASTE

Most reflow soldering techniques utilize a paste that is a mixture of flux and solder. The solder paste is applied to the substrate before the components are placed. It is of sufficient viscosity to hold the components in place and, therefore, an application of adhesive is not required. Drying of the solder paste by preheating increases the viscosity and prevents any tendency for the components to become displaced during the soldering process. Preheating also minimizes thermal shock and drives off flux solvents.

### Screen printing

This is the best high-volume production method of solder paste application. An emulsion-coated, fine mesh screen with apertures etched in the emulsion to coincide with the surfaces to be soldered is placed over the substrate. A squeegee is passed across the screen to force solder paste through the apertures and on to the substrate. The layer thickness of screened solder paste is usually between 150 and 200  $\mu m.$ 

### Stencilling

In this method a stencil with etched holes to pass the paste is used. The thickness of the stencil determines the amount of amount of solder paste that is deposited on the substrate. This method is also suited to high-volume work.

### Dispensing

A computer-controlled pressure syringe dispenses small doses of paste to where it is required. This method is mainly suitable for small production runs and laboratory use.

#### Pin transfer

A pin picks up a droplet of solder paste from a reservoir and transfers it to the surface of the substrate or component. A multi-pin arrangement with pins positioned to match the substrate is possible and this speeds up the process time.

### REFLOW TECHNIQUES

### Thermal conduction

The prepared substrates are carried on a conveyor belt, first through a preheating stage and then through a soldering stage. Heat is transferred to the substrate by conduction through the belt. Figure 12 shows a theoretical time/temperature relationship for thermal conduction reflow soldering. This method is particularly suited to thick film substrates and is often combined with infrared heating.

### General

#### Infrared

An infrared oven has several heating elements giving a broad spectrum of infrared radiation, normally above and below a closed loop belt system. There are separate zones for preheating, soldering and cooling. Dwell time in the soldering zone is kept as short as possible to prevent damage to components and substrate. A typical heating profile is shown in Fig.13. This reflow method is often applied in double-sided prints.

### Vapour phase

A substrate is immersed in the vapours of a suitable boiling liquid. The vapours transfer latent heat of condensation to the substrate and solder reflow takes place. Temperature is controlled precisely by the boiling point of the liquid at a given pressure. Some systems employ two vapour zones, one above the other. An elevator tray, suspended from a hoist mechanism passes the substrate vertically through the first vapour zone into the secondary soldering zone and then hoists it out of the vapour to be cooled. A theoretical time/temperature relationship for this method is shown in Fig.14.




Fig.12 Theoretical time / temperature curve for a typical thermal conductive reflow cycle.




Fig.13 Typical temperature profile of an infrared oven operating at a belt speed of 0.41 mm / min.




Fig.14 Theorectical time / temperature curve relationship for dual vapour reflow soldering.

### General

### Wave soldering

This soldering technique is not recommended for SOT89.

#### **ADHESIVE APPLICATION**

Since there are no connecting wires to retain them, leadless and short-leaded components are held in place with adhesive for wave soldering. A spot of adhesive is carefully placed between each SMD and the substrate. The adhesive is then heat-cured to withstand the forces of the soldering process, during which the components are fully immersed in solder. There are several methods of adhesive application.

### Pin transfer method

A pin is used to transfer a droplet of adhesive from a reservoir to a precise position on the surface where it is required. The size of the droplet depends on pin diameter, depth to which the pin is dipped in the reservoir, rheology of the adhesive, and the temperature of adhesive and surrounds. The pin can be part of a pin array (bed of nails) that corresponds exactly with the required adhesive positions on the substrate. With this method, adhesive can be applied to the whole of one side of a substrate in one operation and is therefore suitable for high-volume production and can be used with pre-loaded mixed prints.

Alternatively, pins can be used to transfer adhesive to the components before they are placed on the substrate. This adds flexibility to production runs where variations in layout must be accommodated.

### Screen printing method

A fine mesh screen is coated with emulsion except in the positions where the adhesive is required to pass. The screen is placed on the substrate and a squeegee passing across it forces adhesive through the uncoated parts of the screen. The amount of adhesive printed-through depends on the size of the uncoated screen areas, the thickness of the screen coating, the rheology of the adhesive and various machine parameters. With this method, the substrate must be flat and pre-loaded mixed prints cannot be accommodated.

### Pressure syringe method

A computer-controlled syringe dispenses adhesive from an enclosed reservoir by means of pulses of compressed air. The adhesive dot size depends on the size of the syringe nozzle, the duration and pressure of the pulsed air and the viscosity of the adhesive. This method is most suited to low volume production. An advantage is the flexibility provided by computer programmability.

### FLUXING

The quality of the soldered connections between components and substrate is critical for circuit performance and reliability. Flux promotes solderability of the connecting surfaces and is chosen for the following attributes:

- · removal of surface oxides
- · prevention of reoxidation
- · transference of heat from source to joint area
- residue that is non-corrosive or, if residue is corrosive, should be easy to clean away after soldering
- ability to improve wettability (readiness of a metal surface to form an alloy at its interface with the solder) to ensure strong joints with low electrical resistance
- · suitability for the desired method of flux application.

In wave soldering, liquified flux is usually applied as a foam, a spray or in a wave.

#### Foam

Flux foam is made by forcing low-pressure, water-free clean air through an aerator immersed in liquid flux. Fine bubbles of flux are directed onto the substrate/component surfaces where they burst and form a thin, even layer. The flux also penetrates any plated-through holes. The flux has to be chosen for its foaming capabilities.

### Spray

Several methods of spray fluxing exist, the most common involves a mesh drum rotating in liquid flux. Air is blown into the drum which, when passing through the fine mesh, directs a spray of flux onto the underside of the substrate. The amount of flux deposited is controllable by the speed of the substrate passing through the spray, the speed of rotation of the drum and the density of the flux.

#### Wave

A wave fluxer creates a double flowing wave of liquid flux which adheres to the surface as the substrate passes through. Wave height control is essential and a soft wipe-off brush is usually incorporated to remove excess flux from the substrate.

### PRE-HEATING

Pre-heating of the substrate and components is performed immediately before soldering. This reduces thermal shock as the substrate enters the soldering process, causes the flux to become more viscous and accelerates the chemical action of the flux and so speeds up the soldering action.


### General


#### SOLDERING

Wave soldering is usually the best method to use when high throughput rates are required. The single-wave soldering principle (see Fig.15) is the most straight forward method and can be used on simple substrates with two-terminal SMD components. More complex substrates with increased circuit density and closer spacing of conductors can pose the problems of nonwetting (dry joints) and solder bridging. Bridging can occur across the closely spaced leads of multi-leaded devices as well as across adjacent leads on neighbouring components. Nonwetting is usually caused by components with plastic bodies. The plastic is not wetted by solder and creates a depression in the solder wave, which is augmented by surface tension. This can cause a shadow behind the component and prevent solder from reaching the joint surfaces. A smooth laminar solder wave is required to avoid bridging and a high pressure wave is needed to completely cover the areas that are difficult to wet. These conflicting demands are difficult to attain in a single wave but dual wave techniques go a long way in overcoming the problem.

In a dual wave machine (see Fig.16), the substrate first comes into contact with a turbulent wave which has a high vertical velocity. This ensures good solder contact with both edges of the components and prevents joints from being missed. The second smooth laminar wave completes the formation of the solder fillet, removes excess solder and prevents bridging. Figure 17 indicates the time/temperature relationship measured at the soldering site in dual wave soldering.

New methods of wave soldering are developing continually. For example, the Omega System is a single wave agitated by pulses, which combines the functions of smoothness and turbulence. In another, a lambda wave injects air bubbles in the final part of the wave. A further innovation is the hollow jet wave in which the solder wave flows in the opposite direction to the substrate.





## General




Fig.17 Typical time-temperature curve measured at the soldering site.


### Footprint design


The footprint design of a component for surface mounting is influenced by many factors:

- features of the component, its dimensions and tolerances
- · circuit board manufacturing processes
- · desired component density
- · minimum spacing between components
- · circuit tracks under the component
- · component orientation (if wave soldering)
- · positional accuracy of solder resist to solder lands
- positional accuracy of solder paste to solder lands (if reflow soldering)
- · component placement accuracy
- · soldering process parameters
- · solder joint reliability parameters.

General


### **SOT23 FOOTPRINTS**






General


### SOT143/SOT143R FOOTPRINTS






General

### **SOT89 FOOTPRINTS**




General




General

### **SOT233 FOOTPRINTS**





## General



General


### **SOT343 FOOTPRINTS**






## General

### SOT96 (SO8) FOOTPRINTS



# General



### General

### Hand soldering microminiature components

It is possible to solder microminiature components with a light-weight hand-held soldering iron, but this method has obvious drawbacks and should be restricted to laboratory use and/or incidental repairs on production circuits:

- hand-soldering is time-consuming and therefore expensive.
- the component cannot be positioned accurately and the connecting tags may come into contact with the substrate and damage it.
- there is a risk of breaking the substrate and internal connections in the component could be damaged.
- · the component package could be damaged by the iron.

### THERMAL CONSIDERATIONS

#### Thermal resistance

Circuit performance and long-term reliability are affected by the temperature of the transistor die. Normally, both are improved by keeping the die temperature (junction temperature) low.

Electrical power dissipated in any semiconductor device is a source of heat. This increases the temperature of the die about some reference point, normally an ambient temperature of 25 °C in still air. The size of the increase in temperature depends on the amount of power dissipated in the circuit and the net thermal resistance between the heat source and the reference point.

Devices lose most of their heat by conduction when mounted on a a printed board, a substrate or heatsink. Referring to Fig.30 (for surface mounted devices mounted on a substrate), heat conducts from its source (the junction) via the package leads and soldered connections to the substrate. Some heat radiates from the package into the surrounding air where it is dispersed by convection or by forced cooling air. Heat that radiates from the substrate is dispersed in the same way.

The elements of thermal resistance shown in Fig.31 are defined as follows:

R<sub>th j-mb</sub> thermal resistance from junction to mounting

R<sub>th i-c</sub> thermal resistance from junction to case

R<sub>th j-s</sub> thermal resistance from junction to soldering

R<sub>th s-a</sub> thermal resistance from soldering point to ambient

R<sub>th c-a</sub> thermal resistance from case to ambient (R<sub>th s-a</sub> and R<sub>th c-a</sub> are the same for most packages)

R<sub>th i-a</sub> thermal resistance from junction to ambient.

The temperature at the junction depends on the ability of the package and its mounting to transfer heat from the junction region to the ambient environment. The basic relationship between junction temperature and power dissipation is:

$$T_{j \text{ max}}$$
 =  $T_{amb}$  +  $P_{tot \text{ max}}$  ( $R_{th j-s}$  +  $R_{th s-a}$ )  
=  $T_{amb}$  +  $P_{tot \text{ max}}$  ( $R_{th j-a}$ )

where:

T<sub>j max</sub> is the maximum junction temperature

T<sub>amb</sub> is the ambient temperature

P<sub>tot max</sub> is the maximum power handling capability of the device, including the effects of external loads when applicable.

In the expression for  $T_{j\,max}$ , only  $T_{amb}$  and  $R_{th\,s\text{-}a}$  can be varied by the user. The package mounting technique and the flow of cooling air are factors that affect  $R_{th\,s\text{-}a}$ . The device power dissipation can be controlled to a limited extent but under recommended usage, the supply voltage and circuit loading dictate a fixed power maximum. The  $R_{th\,j\text{-}s}$  value is essentially independent of external mounting method and cooling air; but is sensitive to the materials used in the package construction, the die bonding method and the die area, all of which are fixed.

General

Values of  $T_{j\,max}$  and  $R_{th\,j\text{-s}}$ , or  $R_{th\,j\text{-c}}$  or  $R_{th\,j\text{-a}}$  are given in the device data sheets. For applications where the temperature of the case is stabilized by a large or temperature-controlled heatsink, the junction temperature can be calculated from

 $T_j = T_{case} + P_{tot} \times R_{th j-c}$  or, using the soldering point definition, from  $T_i = T_{solder} + P_{tot} \times R_{th j-s}$ .

### Thermal resistance (Rth s-a and Rth c-a)

The thermal resistance from soldering point to ambient (SMDs), and that from case to ambient depends on the mounting technique, the shape and material of the tracks and substrate. Standard mounting conditions to set the maximum power ratings of the various packages are shown in Figs 32 to 37. Each figure shows single-sided 35  $\mu m$  copper-clad epoxy fibre-glass print, 1.5 mm thick, the tracks are fully solder-tinned and the shaded areas shown are copper or ceramic (Al<sub>2</sub>O<sub>3</sub>) 0.7 mm thick.

### Rth s-a for SMDs mounted on ceramic substrate

The thermal resistance R<sub>th s-a</sub> for devices in SOT23, 89, 143 and 223 packages mounted on ceramic substrate is a function of the substrate area as shown in Fig.39.

The thermal resistance Rth i-a can then be calculated by:

 $R_{th j-a}$  (substrate) =  $R_{th j-a}$  (PCB) -  $R_{th s-a}$  (PCB)

+ Rth s-a (substrate)

The Rth s-a (PCB) is:

SOT23 and 150 K/W

SOT143

SOT89 140 K/W

SOT223 a function of pad area as shown in Fig.38.




Fig.30 Heat losses.




Fig.31 Representation of thermal resistance paths of a device mounted on a substrate or printed board.







Fig.32 Standard mounting conditions for SOT23. .


## General









## General





### General






Electrostatic charges can exist in many things; for example, man-made-fibre clothing, moving machinery, objects with air blowing across them, plastic storage bins, sheets of paper stored in plastic envelopes, paper from electrostatic copying machines, and people. The charges are caused by friction between two surfaces, at least one of which is non-conductive. The magnitude and polarity of the charges depend on the different affinities for electrons of the two materials rubbing together, the friction force and the humidity of the surrounding air.

Electrostatic discharge is the transfer of an electrostatic charge between bodies at different potentials and occurs with direct contact or when induced by an electrostatic field. Our devices **can** be damaged if the following precautions are not taken.

#### WORK STATION

Figure 40 shows a working area suitable for safely handling electrostatic sensitive devices. It has a work bench, the surface of which is conductive or covered by an antistatic sheet. Typical resistivity for the bench surface is between 1 and 500 k $\Omega$  per cm<sup>2</sup>. The floor should also be covered with antistatic material.



The following precautions should be observed:

- Persons at a work bench should be earthed via a wrist strap and a resistor.
- All mains-powered electrical equipment should be connected via an earth leakage switch.
- · Equipment cases should be earthed.
- Relative humidity should be maintained between 50 and 65%.
- An ionizer should be used to neutralize objects with immobile static charges.

#### RECEIPT AND STORAGE

Our devices are packed for dispatch in antistatic/conductive containers, usually boxes, tubes or blister tape. The fact that the contents are sensitive to electrostatic discharge is shown by warning labels on both primary and secondary packing.

The devices should be kept in their original packing whilst in storage. If a bulk container is partially unpacked, the unpacking should be performed at a protected work station. Any devices that are stored temporarily should be packed in conductive or antistatic packing or carriers.

### General


### **ASSEMBLY**

The devices must be removed from their protective packing with earthed component pincers or short-circuit clips. Short-circuit clips must remain in place during mounting, soldering and cleansing/drying processes. Do not remove more devices from the storage packing than are needed at any one time. Production/assembly documents should state that the product contains electrostatic sensitive devices and that special precautions need to be taken.

All tools used during assembly, including soldering tools and solder baths, must be earthed. All hand tools should be of conductive or antistatic material and, where possible, should not be insulated.

Measuring and testing of completed circuit boards must be done at a protected work station. Place the soldered side of the circuit board on conductive or antistatic foam and remove the short-circuit clips. Remove the circuit board from the foam, holding the board only at the edges. Make sure the circuit board does not touch the conductive surface of the work bench. After testing, replace the circuit board on the conductive foam to await packing.

Assembled circuit boards should be handled in the same way as unmounted devices. They should also carry warning labels and be packed in conductive or antistatic packing.



- (1) Earthing rail.
- (2) Resistor (500 k $\Omega \pm 10\%$ , 0.5 W).
- (3) Ionizer.
- (4) Work bench.
- (5) Chair.
- (6) Wrist strap.
- (7) Electrical equipment.
- (8) Conductive surface/antistatic sheet.
- (9) Antistatic floor.

Fig.40 Protected work station.

1995 Apr 27

### **IDEAS FOR DESIGN**

	Page
Power/battery switching using VDMOS-FETs	58
Drivers for brushless DC motors	60
Siren driver circuit for car alarm	61
Printed circuit-board heatsink area for surface mount packages	62
JFET constant current sources	63
JFET source followers and amplifiers	65
JFET voltage controlled resistors	66
MOSFET analog switches	67

## Ideas for design

### **POWER/BATTERY SWITCHING USING VD-MOS-FETS**

A Power switch can be used to disconnect a load during a period of non use. The load may be anything from a light bulb, an electronic valve, a stepper or brush motor to electronic components in a lap top computer that is not in use all the time. There is a choice between a low-side switch (LSS) located between the load and the power supply input, and a high-side switch (HSS), between the load and the power supply return. With an LSS the control is referenced to ground, whilst with an HSS the control is referenced to  $V_{DD}$  (see Fig.1). This makes the control for an HSS more complicated than for an LSS, and the design is more expensive and has a higher risk.


For power switching purposes MOS-FETs have some important advantages over bipolar transistors. Firstly they are voltage controlled instead of current controlled, and secondly they have no thermal runaway or secondary breakdown. This is due to the fact that a MOS-FET has a negative temperature coefficient of drain current, while a bipolar transistor has a positive temperature coefficient of collector current. Also the on-resistance of the FET can be reduced simply by connecting two or more in parallel.

Although more expensive, an HSS may perform better during fault conditions. The most probable fault that will occur is a short from the output of the switch to ground.

Since most environments are connected to ground, damage to the output wire of the switch may be sufficient for an output short to ground to cause the load to remain active. In the case of an HSS the short will be across the load, thus preventing its activation.

It is often required to control power switches from the output of digital logic. The most common logic families use levels of +2.4 V (TTL) or +5 V (CMOS). Figures 2 to 5 illustrate how to switch loads from these logic levels. In Fig.2 the 2.4 volt gate drive will fully turn on a MOS-FET with a gate-source threshold voltage (VGS<sub>th</sub>) of less than 1.5 V. However, when using a FET with VGS<sub>th</sub> of less than 3 V (see Fig.3), a gate pull-up resistor connected to +5 V is necessary to generate a full 5 volt swing from the TTL output. Using CMOS levels makes life easier. Since these levels equal the V+ and V- values, a MOS-FET is simply chosen with a VGS<sub>th</sub> somewhere between V+ and V-. If the load is returned to ground, a P-channel FET is recommended (see Fig.4), or N-channel (see Fig.5) otherwise.

If the load is inductive, the use of a series gate resistor is recommended, as the drain-gate capacitance of the FET could couple inductive transients of the load back to the delicate logic circuitry.



# Ideas for design




Fig.2 Low threshold N-channel VD-MOS-FET switching with TTL levels.






Fig.3 Low threshold N-channel VD-MOS-FET switching with TTL levels using a pull-up resistor.





### **DRIVERS FOR BRUSHLESS DC MOTORS**

Brushless DC motors normally have a permanent magnet rotor and a wire-wound stator. They are very efficient and provide rapid acceleration, high speed, and smooth, quiet operation. The current to the stator coils is switched electronically as shown in Fig.6 and the switches are arranged in a bridge configuration to allow current flow in both directions.


In this example, the complementary P and N channel VD-MOS-FETs are shown, but it is also possible to use only N channel switches, depending on the control circuitry. The PHILIPS Integrated Circuit TDA5142T has been chosen as the controller, and three of the PHC21025 MOS-FETs (one 100 m $\Omega$  N-channel and one 250 m $\Omega$  P-channel type in a SO8 package) as motor drivers. These FETs can drive motors that require currents of up to 4 A (when soldering point temperature of drain pins does not exceed 80 °C) with gate drive coming directly from the IC.

A characteristic of inductive loads (such as stator windings) is the flyback energy that occurs when the drive current through a winding is switched off. This energy needs to be absorbed by the intrinsic source-drain diode

of the FET. The flyback current is equal to the motor current, which is at a maximum during acceleration and (active) braking. The flyback power is the product of both this current and the forward voltage drop over the diode, and of the duty cycle which in turn depends on the inductance of the windings. This dissipation is a substantial part of the total dissipation.

We can take a practical example and calculate the power dissipation of the intrinsic diodes during flyback, and the FETs when in the 'on' state.

Assume that we have a motor with 6000 rpm (100 rps) and 6 pole-pairs (600 'electrical' rps). The period time for one 'electrical revolution' is 1.667 ms. In each 'electrical revolution' all of the six FETs are switched, giving a switching frequency of 3600 Hz. A FET is therefore switching once every 278  $\mu s$ , which is also the maximum time that the diode can be conducting. The FETs themselves are conducting at two periods, 278  $\mu s$  and 556  $\mu s$ , which is at a duty factor of 33%. The dissipation per half bridge (per SO8) is:  $\{0.33 \times (I_{MOTOR})^2 \times R_{DSonP}\} + \{0.33 \times (I_{MOTOR})^2 \times R_{DSonN}\} + flyback_P + flyback_N.$ 



# Ideas for design

To calculate the dissipation during flyback for this example, values of 2  $\Omega$  for the ohmic resistance of the windings, and 540  $\mu H$  for the inductance have been assumed. With a 12 V, 1 A motor, SPICE simulations show that the dissipation in the diode during flyback starts at 1.6 W at time zero, decreasing to 0 W after 60  $\mu s$ . This is repeated every 1.667 ms and gives an average dissipation of 29 mW. The dissipation in the N-channel FET is 33 mW and in the P-channel FET 83 mW. This gives a total dissipation of 174 mW, of which 58 mW (33%) is in the diodes and cannot be neglected.

During acceleration and (active) braking, the motor current is much higher than during normal operation, and a current limiter may be necessary. The circuit design must be based on this higher current, because acceleration may last for up to 10 or 15 seconds, long enough to heat up the FETs. During flyback, not only is the current much higher but it also lasts longer. In the simulation example, If the motor current is increased to 3 A, the flyback will last for 120  $\mu$ s. The diode forward voltage will also be higher at this current level, and for one SO8 package the total dissipation increased to 1.5 W.

#### SIREN DRIVER CIRCUIT FOR CAR ALARM


Figure 7 shows a siren driver circuit created with VD-MOS-FETs. Power is supplied by a 12 V battery, and

the driver inputs are complementary pulse waveforms from a microprocessor.

Chosen for our example are two BSN20 VD-MOS-FETs in small SOT23 packages and two PHC21025, each comprising two FETs in one SO8 package. In its minimum configuration the circuit requires six components (excluding the speaker) and its maximum configuration is eight components. All components can be surface mounted.

The two push-pull stages X2/X3 and X5/X6 drive the speaker directly. Either X2 and X6 are conducting or X5 and X3, reversing the current through the speaker. Driver stages X1 and X4 convert the 5 V input swing from the microprocessor to the 12 V switching level.

During microprocessor reset and with no alarm, both driver input pins must have the same potential. (0 or 5 V; 0 V is preferred). With the FETs X1 and X4 not conducting, the gates of FETs X2, X3, X5 and X6 will be high, and X2 and X5 will be conducting, resulting in no current through the speaker. When driver inputs are pulsed (complementary), almost the full 12 V is switched over the speaker (a little less due to the on-resistance of the push-pull FETs  $100~m\Omega$  N-channel and  $250~m\Omega$  P-channel).



## Ideas for design

When designing this siren driver circuit, take the following into account. The BSN20 (X1 and X4) have an input threshold between 0.4 and 1.8 V. The value of the pull-up resistors R1 + R3 and R2 + R4 must be as small as possible (but not less than 280  $\Omega$ ) to achieve the highest possible switching speed, and to guarantee a voltage level at the gates of X2 and X5 less than 0.8 V. R3 and R4 are optional, but may be necessary to reduce high through-current in the push-pull stages. When using these resistors however, the gate voltage at X3 and X6 will not fully reduce to 0.8 V, which can influence the on-resistance of these FETs and consequently the dissipation when conducting. When using R3 and R4, the values of R1 and R2 need to be adjusted to maintain the 280  $\Omega$ .

Concerning the dissipation in the push-pull stage, the on-resistance of the FETs increases by a factor of 1.7 when operating at 150 °C junction temperature. For the P-channel, which dissipates the most, this means that the on-resistance increases to 425 m $\Omega$ . If a 4  $\Omega$  speaker is used, the maximum current will be 2.6 A at 12 V. If the pulse is symmetrical and the duty cycle is 50%, the dissipation in the P-channel FET will be 1.45 W. Note that the temperature at the soldering point of the drain pins must not exceed 99 °C.

# PRINTED CIRCUIT-BOARD HEATSINK AREA FOR SURFACE MOUNT PACKAGES

When using surface mount components, it is not as easy to dissipate heat in clip-on or bolt-on heatsinks than with through-hole components. With surface mount components, the conductive tracks or pads on the printed-circuit board are often the only means to transfer heat away from the component.

The amount of heat sink area required for the BSP100 type in a SOT223 package can be calculated as follows. This type has been selected as an example for a design that uses a 100 m $\Omega$ , N-channel VD-MOS-FET with an I<sub>DS</sub> of 3 A. The maximum operating junction temperature of this device is 150 °C. At this temperature, the on-resistance of the FET increases with a factor of 1.7 and the power dissipation in continuous use (duty factor 100%) is 1.53 W.

If the ambient temperature is 40 °C, then the total thermal resistance ( $R_{th}$ ) requirement for FET and PCB) is: (150 – 40)/1.53 = 72 K/W. The thermal resistance of the FET itself is 10 K/W from junction to the soldering point of the drain tab. Therefore the requirement for Rth of the heatsink is 72 – 10 = 62 K/W.

Figure 8 shows typical thermal resistance from soldering point to ambient as a function of area of an epoxy printed-circuit board. The drain tab of the SOT223 is soldered in the centre of one of the sides (as shown in Fig.9). In this example curve (1) shows a single-sided and unplated copper pad area of  $20 \times 20$  mm.

A similar calculation can be applied to the SO8 package. Using the PHN210 as an example, we have two 100 m $\Omega$ , N-channel VD-MOS-FETs in one SO8 package. Taking I<sub>DS</sub> = 2 A per FET and duty factor = 50%, the dissipation per FET is 0.34 W and the total for both FETs is 0.68 W. If the ambient temperature is 60 °C, then the total thermal resistance (Rth) requirement for FET and PCB is: (150 – 60)/0.68 = 132 K/W. For the SO8 package the Rth from junction to the soldering point of the drain tab is 35 K/W, so the requirement for the heat sink thermal resistance is 163 – 35 = 128 K/W. Referring again to curve (1) in Fig.8, it can be seen that 50 mm² is required.

This example is true for both FETs dissipating equal power. A suggested PCB design is shown in Fig.10. Here the copper is divided into two  $3.5\times7$  mm rectangular portions which gives the required total heatsink area and keeps the drain connections separated.




Fig.8 Thermal resistance as a function of pad area of an epoxy printed-circuit board, for square, horizontal PCB copper, no airflow.




Fig.9 PCB heatsink area for SOT223 package.




Fig.10 PCB heatsink area for SO8 package.

#### JFET CONSTANT-CURRENT SOURCES


The simplest JFET current source is shown in Fig.11. The JFET has been selected rather than a MOS-FET because it does not require gate bias (depletion mode). The current will be reasonably constant for a  $V_{\rm DS}$  larger than several volts. However, because of  $I_{\rm DSS}$  spread, the current is unpredictable. This can be seen, for example, with the 2N5484 which has a specified  $I_{\rm DSS}$  of 1 to 5 mA. The circuit is attractive because of its simplicity. (Current regulator diodes are JFETs with the gate tied to the source, sorted according to current).


With a small variation this circuit gives an adjustable current source (see Fig.12). Resistor R back-biases the gate by V = I\_D × R, thus reducing I\_D. The value of R can be calculated from the  $I_D V_D$  characteristic for that particular JFET. This circuit makes it possible to set the current (must be less than  $I_{DSS}$ ) as well as to make this current more predictable.


A JFET current source always shows some variation of output current with output voltage because of its finite output impedance, even if built with source resistor.

An improvement can be made by using a second JFET to hold the drain-source voltage of the current source constant (see Fig.13). The JFET Q2 has a larger I<sub>DSS</sub> and is connected in series with the current source. It passes the (constant) drain current from Q1 through to the load, whilst holding the drain at Q1 at a fixed voltage; namely the gate-source voltage that makes Q2 operate at the same current as Q1. Q2 therefore shields Q1 from voltage swings at its output, and since Q1 is not subject to drain voltage variations, it provides constant current.

# Ideas for design







### Ideas for design

### JFET SOURCE FOLLOWERS AND AMPLIFIERS

There are normally three major considerations to be taken into account when designing amplifiers: voltage gain, distortion and noise, and the importance of each of these depends on the application. This is also true for the type of circuit configuration used. There are three basic circuit configurations for JFETs:

- · Common source configuration (CSC)
- · Common gate configuration (CGC)
- · Common drain configuration (CDC).

The choice of circuit configuration depends on the design requirements with respect to:

- Input impedance (high in CSC and CDC)
- · Impedance matching to signal source and load
- · Distortion (lowest in CGC).

Common-drain amplifiers, or source followers, and common-source amplifiers are analogous to emitter followers and common-emitter amplifiers in bipolar transistors. However, the absence of DC gate current makes it possible to realize very high input impedances. Such amplifiers are essential when dealing with the high-impedance signal sources encountered in measurement and instrumentation.


It is convenient to use a self-biasing scheme with a single gate-biasing resistor to ground.


Figure 14 shows a source follower, Fig.15 a common-source amplifier. The gate-biasing resistor can be quite large (at least 1 M $\Omega$ ), because the gate leakage current is in the order of nA.

Matched FETs can be used to construct high input impedance front-end stages for bipolar differential amplifiers, op-amps and comparators.

There are many applications in which the signal source impedance is intrinsically high, e.g. capacitor microphones, pH probes, charged particle detectors, or microelectrode signals in biology and medicine. In these cases a FET input stage is ideal.

Within some circuits there are situations where the following stage must draw little or no current. Common examples are analog 'sample and hold' and 'peak detector' circuits, in which the level is stored in a capacitor and will 'droop' if the next amplifier draws significant input current. In all these applications the negligible input current of a FET is an important feature.





### Ideas for design

#### JFET VOLTAGE CONTROLLED RESISTORS

Under certain biasing conditions, the on-resistance of the JFET is a function of the gate source voltage alone, so that the JFET will behave as an almost pure ohmic resistor.

Figure 16 shows the output characteristics of a 2N4416 for relatively small positive and negative values of  $V_{DS}$  in the linear or triode region, where  $V_{DS} < V_{GS} - V_{GSth}$ . It can be seen that all characteristics pass through the origin (no offset) and are symmetrical and relatively linear. This means that the JFET can be used as a variable resistance in voltage controlled attenuators, analog multipliers, amplitude modulators, bandwidth controlled filters, automatic gain control circuits, and so on.

The channel resistance in the linear region is the inverse of the transconductance in the saturated region:  $R_{DS} = 1/g_m$  at a given  $V_{GS}$ .

In the first quadrant, the boundaries are set by  $V_{GS}=0$  and  $V_{GD}=-V_{GSth}$ , in the third quadrant by  $V_{GS}=-V_{GSth}$  and  $V_{GD}=0$ .

In the first quadrant, as  $V_{DS}$  increases towards  $V_{DSsat} = V_{GS} - V_{GSth}$ , the value of  $R_{DSon}$  changes, causing distortion in voltage-controlled-resistor circuits. The same thing happens in the third quadrant, as the negative drain voltage exceeds the negative gate voltage and causes the gate-channel diode to start conducting.


This signal distortion must be as low as possible, while at the same time a large signal handling capability is desirable. The linearity can be improved by means of feedback from the drain to the gate (see Fig.17).


Now, part of the drain signal is applied to the gate. In the case of a positive  $V_{DS}$  signal, this reduces the gate voltage, increasing the drain current and pushing the bias line into the more linear part of the operating region.

When  $V_{DS}$  is negative,  $V_{GS}$  will go more negative, causing a reduction in drain current. This reduces the conduction of the gate channel diode, resulting in a more linear bias line.

The value of R1 and R2 should be equal, to maintain symmetry between the first and third quadrants.

Feedback is essential for a reasonably linear characteristic, and high values of  $I_{DSS}$  and  $V_{GSth}$  are preferred.





## Ideas for design

#### MOS-FET ANALOG SWITCHES

The combination of low on-resistance, extremely high off-resistance, low leakage current and low capacitance, makes FETs, particularly lateral MOS-FETs, ideal as voltage-controlled switching elements for analog signals.

Like mechanical switches, the FET switch is a bi-directional device; signals can go either way through it.

The circuit as shown in Fig.18 will switch signals in the -10 to +10 V range if the gate has been driven from -15 V (off) to +15 V (on); the body (back-gate) should then be tied to -15 V.

With any FET switch it is important to provide a load resistance in the 1 to 100 k $\Omega$  range in order to reduce capacitive feed-through of the input signal, that would otherwise occur during the off-state. If it is necessary to switch signals that may nearly reach the supply voltages, the simple N-channel switch shown in Fig.18 will not work, since the gate is not forward biased at the peak of the signal swing.

The solution is to use paralleled complementary MOS-FET switches (Fig.19). In this case the gate-drive is somewhat more complicated, since the N-channel FET needs to be positive biased with respect to the back-gate and the P-channel negative biased. This switch is also bidirectional; either terminal can be the input.

A useful application of FET analog switches is the 'multiplexer', a circuit that allows you to select any of several inputs, as specified by a control signal. The analog signal present on the selected input will be passed through to the output.


Because analog switches are bidirectional, an analog multiplexer is also a 'demultiplexer'; a signal can be fed into the output and will appear on the selected input.


Voltage-controlled analog switches form essential building blocks for op-amps, integrators, sample-and-hold circuits and peak detectors.


Another application is in switchable RC low-pass filters. A multiplexer is used to select one out of a series of resistors, or independent switches are used to select one or more resistors in parallel.

As stated before, a load resistor is necessary to reduce capacitive feed-through (cross-talk).

If a switch that has really low cross-talk performance is needed, the circuit shown in Fig.20 could be used. When switches Q1 and Q2 are off, Q3 is on and will prevent any capacitive feed-through.







# **DEVICE DATA**

in alphanumeric sequence



Symmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for hi-fi amplifiers and other audio-frequency equipment.


## **QUICK REFERENCE DATA**

Drain-source voltage	± V <sub>DS</sub>	max.	30 V
Total power dissipation up to T <sub>amb</sub> = 75 °C	P <sub>tot</sub>	max.	300 mW
Junction temperature	T <sub>i</sub>	max.	150 °C
Drain current $V_{DS} = 15 \text{ V}; V_{GS} = 0$	IDSS		2 to 12 mA
Transfer admittance (common source)  VDS = 15 V; VGS = 0; f = 1 kHz	Yfs	typ.	3,5 mS
Noise figure at $V_{DS}$ = 15 V; $V_{GS}$ = 0 f = 1 kHz; $R_G$ = 1 $M\Omega$	F	< 4	2 dB

## **MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-92 variant.





RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)


Drain-source voltage	$^{\pm\mathrm{V}}\mathrm{DS}$	max.	30	V
Drain-gate voltage (open source)	$v_{\mathrm{DGO}}$	max.	30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	30	$\mathbf{v}_{1}$
Gate current	$I_G$	max.	10	mA
Total power dissipation up to $T_{amb} = 75  {}^{\circ}\text{C}$	$P_{tot}$	max.	300	mW
Storage temperature range	$T_{ ext{stg}}$	-65 to -	+150	°C
Junction temperature	$T_{\mathbf{j}}$	max.	150	$^{\mathrm{o}}\mathrm{C}$
THERMAL RESISTANCE				
From junction to ambient in free air	R <sub>th j-a</sub>	=	250	K/W

# **CHARACTERISTICS**

$T_i = 25$ °C unless otherwise specified							
Gate cut-off current		BC2	264A	В	С	D	
$-V_{GS} = 20 \text{ V}; V_{DS} = 0$	-I <sub>GSS</sub>	<	5	5	5	5	nA
Drain current $V_{DS} = 15 \text{ V}; V_{GS} = 0$	I <sub>DSS</sub>	> <	2,0 4,5		5,0 8,0	7,0 12,0	mA mA
Gate-source breakdown voltage							
$-I_G = 1 \mu A; V_{DS} = 0$	-V <sub>(BR)GSS</sub>	5 >	30	30	30	30	V
Gate-source voltage							
$I_D = 200 \ \mu A \ ; V_{DS} = 15 \ V$	$-v_{GS}$	>	0,4	0,4	0,4	0,4	V
$I_D = 1.0 \text{ mA}; V_{DS} = 15 \text{ V}$	$-v_{GS}$	> <	0,2 1,2	<del>-</del>		- -	V
$I_D = 1.5 \text{ mA}; V_{DS} = 15 \text{ V}$	$-v_{GS}$	> <	_	0,4	-	_ _	V V
$I_D = 2.5 \text{ mA}; V_{DS} = 15 \text{ V}$	-V <sub>GS</sub>	> <		_	0,5 1,5	_	V V
$I_D = 3.5 \text{ mA}; V_{DS} = 15 \text{ V}$	$-V_{GS}$	> <	_	_	  -	0,6 1,6	V V
Gate-source cut-off voltage							
$I_D = 10 \text{ nA} ; V_{DS} = 15 \text{ V}$	-V(P)GS	>	0,5	0,5	0,5	0,5	V
y-parameters at $T_{amb}$ = 25 °C $V_{DS}$ = 15 V; $V_{GS}$ = 0; f = 1 kHz							
Transfer admittance	y <sub>fs</sub>	>	2,5	3,0	3,5	4,0	mS
$V_{DS} = 15 \text{ V}; -V_{GS} = 1 \text{ V}; f = 1 \text{ MHz}$			_		-		
Input capacitance		$C_{\mathbf{is}}$	t	ур.	4	.0	pF
Feedback capacitance		$C_{rs}$	t	ур.	1	,2	pF
Output capacitance		Cos	t	yp.	1	,6	pF
Noise figure at $f = 1 \text{ kHz}$ ; $R_G = 1 \text{ M}\Omega$							
$V_{DS} = 15 \text{ V}; V_{GS} = 0; T_{amb} = 25 \text{ oC}$		F		yp. <	C	),5 2	dB dB
Equivalent noise voltage at $T_{amb} = 25^{\circ}$	C						
$V_{DS} = 15 \text{ V}; V_{GS} = 0; f = 10 \text{ Hz}$		$V_n / \sqrt{B}$	t	ур.		40	nV/√Hz







General purpose symmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for applications in l.f. and d.c. amplifiers, and in h.f. amplifiers.


# **QUICK REFERENCE DATA**

Drain-source voltage	± V <sub>DS</sub>		ma	ix.	30	<b>V</b> ,
Gate-source voltage (open drain)	$-V_{GSO}$		ma	ix.	30	٧
Total power dissipation up to T <sub>amb</sub> = 75 °C	$P_{tot}$		ma	ix.	300	mW
Durin susuant		BF245A/0	Α	В	C	
Drain current $V_{DS} = 15 \text{ V}$ ; $V_{GS} = 0$	DSS	> 0,5 < 2,1	2,0 6,5	6 15	į.	mA mA
Gate-source cut-off voltage ID = 10 nA; VDS = 15 V	−V(P)GS	3	0,:	25 to	0,8	V
Feedback capacitance at f = 1 MHz $V_{DS} = 20 \text{ V}; -V_{GS} = 1 \text{ V}; T_{amb} = 25 ^{\circ}\text{C}$	C <sub>rs</sub>		ty	э.	1,1	pF
Transfer admittance (common source) $V_{DS} = 15 \text{ V}; V_{GS} = 0; f = 1 \text{ kHz}; T_{amb} = 25 \text{ °C}$	Yfs		3	3,0 to	6,5	mS

## **MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-92 variant.



Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	± V <sub>DS</sub>	max.	30	٧
Drain-gate voltage (open source)	$V_{DGO}$	max.	30	٧
Gate-source voltage (open drain)	-V <sub>GSO</sub>	max.	30	V
Drain current	I <sub>D</sub>	max.	25	mA
Gate current	IG	max.	10	mA
Power dissipation up to T <sub>amb</sub> = 75 °C up to T <sub>amb</sub> = 90 °C	P <sub>tot</sub>	max. max.	300	mW mW 1)
Storage temperature	$T_{stg}$	65 to +	150	oC
Junction temperature	Tj	max.	150	оС
THERMAL RESISTANCE				

From junction to ambient in free air	R <sub>th j-a</sub>	=	250 K/W
From junction to ambient	R <sub>th i-a</sub>	==	200 K/W

# **CHARACTERISTICS**

T<sub>j</sub> = 25 °C unless otherwise specified

Gate cut-off current		BF245A	R	C
$-V_{GS} = 20 \text{ V}; V_{DS} = 0$	−I <sub>GSS</sub>	< 5	5	5 nA
$-V_{GS} = 20 \text{ V}; V_{DS} = 0; T_j = 125 ^{\circ}\text{C}$	−I <sub>GSS</sub>	< 0,5	0,5	0,5 μA
Drain current 2)	I <sub>DSS</sub>	> 2	6,0	12 mA
$V_{DS} = 15 \text{ V}; V_{GS} = 0$		< 6,5	15,0	25 mA
Gate-source breakdown voltage $-I_G = 1 \mu A$ ; $V_{DS} = 0$	−V <sub>(BR)</sub> GSS	> 30	30	30 V
Gate-source voltage	$-v_GS$	> 0,4	1,6	3,2 V
$I_D = 200 \mu\text{A}$ ; $V_{DS} = 15 \text{V}$		< 2,2	3,8	7,5 V

<sup>1)</sup> Transistor mounted on printed-circuit board, maximum lead length 3 mm, mounting pad for drain lead minimum 10 mm x 10 mm.

<sup>2)</sup> Measured under pulse conditions:  $t_p$  = 300  $\mu s;$   $\delta \leqslant$  0,02.

Gate-source cut-off volt	age				
$I_D = 10 \text{ nA}; V_{DS} = 1$	5 V	−V <sub>(P)GS</sub>	0,25 t	o 8,0	V
y-parameters at T <sub>amb</sub> =	25 °C (common source)				
$V_{DS} = 15 \text{ V; } V_{GS} = 0$					
f = 1 kHz	Transfer admittance	y <sub>fs</sub>	3,0 t	o 6,5	mS
	Output admittance	y <sub>os</sub>	typ.	25	μS
f = 200 MHz	Input conductance	gis	typ.	250	μS
	Reverse transfer admittance	y <sub>rs</sub>	typ.	1,4	mS
	Transfer admittance	y <sub>fs</sub>	typ.	6	mS
	Output conductance	gos	typ.	40	μS
$V_{DS} = 20 \text{ V}; -V_{GS} =$	= 1 V				
f = 1 MHz	Input capacitance	Cis	typ.	4,0	pF
	Feedback capacitance	C <sub>rs</sub>	typ.	1,1	pF
	Output capacitance	Cos	typ.	1,6	pF
Cut-off frequency *					
$V_{DS} = 15 \text{ V; } V_{GS} = 0$	0	fgfs	typ.	700	MHz
Noise figure at f = 100 f	MHz; $R_G = 1 \text{ k}\Omega$ (common source)				
V <sub>DS</sub> = 15 V; V <sub>GS</sub> = 0					
input tuned to minim	num noise	F	typ.	1,5	dB

 $<sup>^{\</sup>ast}$  The frequency at which  $g_{\mbox{\scriptsize fs}}$  is 0,7 of its value at 1 kHz.




Fig. 2




Fig. 3





Fig. 4







Fig. 6







Fig. 8






Fig. 10




Fig. 11





Fig. 12



1,5
Crs (pF)
1
0,5
0
0
5
-V<sub>GS</sub> (V) 10



Fig. 14





Fig. 15




Symmetrical n-channel planar epitaxial junction field-effect transistors in plastic TO-92 variants, intended for VHF and UHF amplifiers, mixers and general purpose switching.

## **QUICK REFERENCE DATA**

Drain-source voltage	± V <sub>DS</sub>	max.		25 V
Total power dissipation up to T <sub>amb</sub> = 25 °C	P <sub>tot</sub>	max.		250 mW
ing the state of t		A	В	C
Drain current $V_{DS} = 15 \text{ V}; V_{GS} = 0$	DSS	min. 30 max. 80	60 140	110 mA 250 mA
Gate-source cut-off voltage $I_D = 10 \text{ nA}$ ; $V_{DS} = 15 \text{ V}$	−V <sub>(P)GS</sub>		0.6 to	o 14.5 V
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 10 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$	C <sub>rs</sub>	typ.		3.5 pF
Transfer admittance (common source) $I_D = 10 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$ ; $f = 1 \text{ kHz}$	yfs	min.		8 mS

## **MECHANICAL DATA**

Dimensions in mm



HATINGO						
Limiting values in accordance with the Absolute Maxin	mum System (IE	C 134)				
Drain-source voltage	± V <sub>DS</sub>	max.			25	V
Gate current	l <sub>G</sub>	max.			10	mΑ
Total power dissipation					200	\A/
up to T <sub>amb</sub> = 75 °C	P <sub>tot</sub>	max.		05	300	
Storage temperature range	T <sub>stg</sub>			–65 to <sup>-</sup>		
Junction temperature	Tj	max.			150	оС
THERMAL RESISTANCE						
From junction to ambient in free air	R <sub>th j-a</sub>	=			250	K/W
CHARACTERISTICS						
T <sub>amb</sub> = 25 °C				1	1	
Gate cut-off current			A_	В	С	
$-V_{GS} = 15 \text{ V}; V_{DS} = 0$	-I <sub>GSS</sub>	max.	5	5	5	nΑ
Drain current*		min.	30	60	110	mΔ
$V_{DS} = 15 \text{ V}; V_{GS} = 0$	DSS	max.		140	250	
Gate-source breakdown voltage						
$-I_G = 1 \mu A; V_{DS} = 0$	−V(BR)GSS	min.	25	25	25	V
Gate-source voltage	2	min.	15	3.0	5.5	V
$I_D = 200 \mu\text{A}; V_{DS} = 15 \text{V}$	-V <sub>GS</sub>	max.		7.0	12.0	
Gate-source cut-off voltage				1	1	
$I_D = 10 \text{ nA}; V_{DS} = 15 \text{ V}$	-V <sub>(P)GS</sub>			0.6 to	14.5	V
Transfer admittance (common source)		min.			R	mS
$I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; f = 1 \text{ kHz}$	lyfsl	typ.				mS
Capacitances at f = 1 MHz						
$I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}$					0.5	
feed-back capacitance	C <sub>rs</sub>	typ.			3.5	•
input capacitance	C <sub>is</sub>	typ.				рF
output capacitance	Cos	typ.			5	pF
Cut-off frequency * *					450	
$V_{DS} = 15 \text{ V}; V_{GS} = 0$	<sup>f</sup> gfs	typ.			450	MHz

<sup>\*</sup> Measured under pulse conditions; tp = 300  $\mu$ s;  $\delta \le$  0.02. \*\* The frequency at which gfs is 0.7 of its value at 1 kHz.


Symmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for v.h.f. and u.h.f. applications.

# **QUICK REFERENCE DATA**

Drain-source voltage	± V <sub>DS</sub>		max.	30	V
Gate-source voltage (open drain)	-V <sub>GSO</sub>		max.	30	٧ .
Total power dissipation up to T <sub>amb</sub> = 75 °C	$P_{tot}$		max.	300	mW
During		BF256A	В	С	
Drain current $V_{DS} = 15 \text{ V}$ ; $V_{GS} = 0$	DSS	>3 <7	6 13	11 18	
Feedback capacitance at f = 1 MHz $V_{DS} = 20 \text{ V}; -V_{GS} = 1 \text{ V}; T_{amb} = 25 ^{\circ}\text{C}$	C <sub>rs</sub>		typ.	0,7	pF
Transfer admittance (common source) $V_{DS} = 15 \text{ V}; V_{GS} = 0; f = 1 \text{ kHz}; T_{amb} = 25 ^{o}\text{C}$	Yfs		>	4,5	mS
Power gain at f = 800 MHz $V_{DS}$ = 15 V; $R_S$ = 47 $\Omega$	Gp		typ.	11	dB

## **MECHANICAL DATA**

Dimensions in mm



Limiting values in accordance with the Absolute Maximum System (IEC 134)

Limiting values in accordance with the Absolute Maximur	n System (IEC 13	4)	
Drain-source voltage	± V <sub>DS</sub>	max.	30 V
Drain-gate voltage (open source)	$V_{DGO}$	max.	30 V
Gate-source voltage (open drain)	$-v_{GSO}$	max.	30 V
Gate current	$I_G$	max.	10 mA
Total power dissipation			
up to T <sub>amb</sub> = 75 °C up to T <sub>amb</sub> = 90 °C	P <sub>tot</sub> P <sub>tot</sub>	max. max.	300 mW 300 mW 1)
Storage temperature	$T_{stg}$	-65 to	+ 150 °C
Junction temperature	Tj	max.	150 °C
THERMAL RESISTANCE			
From junction to ambient in free air	R <sub>th j-a</sub>	=	250 K/W
From junction to ambient	$R_{thj-a}$	=	200 K/W1)
CHARACTERISTICS			
T <sub>amb</sub> = 25 °C unless otherwise specified			
Gate cut-off current			
$-V_{GS} = 20 \text{ V}; V_{DS} = 0$	-I <sub>GSS</sub>	<	5 nA
Drain current 2)	BF	256A   B	C
$V_{DS} = 15 \text{ V}; V_{GS} = 0$	I <sub>DSS</sub> 3) >	3   6 7   13	
Gate-source breakdown voltage $-I_G = 1 \mu A$ ; $V_{DS} = 0$	-V <sub>(BR)</sub> GSS	>	30 V
Gate-source voltage $I_D = 200 \mu\text{A}$ ; $V_{DS} = 15 \text{V}$	-V <sub>GS</sub> 3)	0,5 t	to 7,5 V

<sup>1)</sup> Transistor mounted on printed-circuit board, maximum lead length 3 mm, mounting pad for drain lead minimum 10 mm  $\times$  10 mm.

<sup>2)</sup> Measured under pulse conditions:  $t_p$  = 300  $\mu$ s;  $\delta \le$  0,02.

<sup>3)</sup> BF256B/1:  $I_{DSS}$  = 6 to 8 mA;  $-V_{GS}$  = 1,4 to 2,6 V.

y-parameters (common source) Transistor admittance at f = 1 kHz V <sub>DS</sub> = 15 V; V <sub>GS</sub> = 0	y <sub>fs</sub>	> typ.	4,5 mS 1) 5 mS 1)
Output capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 20 \text{ V}$ ; $V_{GS} = 0$	Cos	typ.	1,2 pF
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 20 \text{ V}; -V_{GS} = 1 \text{ V}$	C <sub>rs</sub>	typ.	0,7 pF
Cut-off frequency $V_{DS} = 15 \text{ V}; V_{GS} = 0$	fgfs	typ.	1 GHz 2)
Noise figure at f = 800 MHz $V_{DS}$ = 10 V; R <sub>S</sub> = 47 $\Omega$	F	typ.	7,5 dB
Power gain at f = 800 MHz $V_{DS}$ = 15 V; R <sub>S</sub> = 47 $\Omega$	Gp	typ.	11 dB

<sup>1)</sup> Measured under pulse conditions:  $t_p$  = 300  $\mu s;$   $\delta \leqslant$  0,02.

<sup>2)</sup> The frequency at which  $g_{\mbox{fs}}$  is 0,7 of its value at 1 kHz.





Fig. 2







Fig. 4







Fig. 6



V<sub>GS</sub> = 0

V<sub>GS</sub> = 0

V<sub>GS</sub> = 2V

10

0

50

100 T<sub>j</sub> (°C) 150

Fig. 8




Fig. 10




Fig. 12






Fig. 15








Fig. 18

Asymmetrical N-channel planar epitaxial junction field-effect transistors in a plastic TO-92 variant; intended for applications up to the VHF range.


These FETs can be supplied in four I<sub>DSS</sub> groups. Special features are the low feedback capacitance and the low noise figure. Thanks to these special features the BF410 is very suitable for applications such as the RF stages in FM portables (type A), car radios (type B) and mains radios (type C) or the mixer stage (type D).

## **QUICK REFERENCE DATA**

Drain-source voltage	$v_{DS}$	max.		2	20		<b>V</b>
Drain current (DC or average)	I <sub>D</sub>	max.		3	80		mA
Total power dissipation up to $T_{amb} = 75$ °C	P <sub>tot</sub>	max. 300				m <b>W</b>	
D		BF4	10A	В	С	D	
Drain current $V_{DS} = 10 \text{ V}$ ; $V_{GS} = 0$	IDSS	min. max.	0.7 3.0	2.5 7.0	6 12	10 18	mA mA
Transfer admittance VDS = 10 V; VGS = 0; f = 1 kHz	Vfs	min.	2.5	4	6	7	mS
Feedback capacitance	1,101						
$V_{DS} = 10^{\circ} V; V_{GS} = 0$	$C_{rs}$	typ.	0.5	0.5	-	_	рF
$V_{DS} = 10 \text{ V; } I_D = 5 \text{ mA}$	$C_{rs}$	typ.	_	-	0.5	0.5	pF
Noise figure at optimum source admittance G <sub>S</sub> = 1 mS; -B <sub>S</sub> = 3 mS; f = 100 MHz							
$V_{DS} = 10 \text{ V}; V_{GS} = 0$	F	typ.	1.5	1.5	_	_	dB
$V_{DS} = 10 \text{ V}; I_{D} = 5 \text{ mA}$	F	typ.		-	1.5	1.5	dB

#### **MECHANICAL DATA**

Dimensions in mm



Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$v_{DS}$	max.	20	V
Drain-gate voltage (open source)	$v_{DGO}$	max.	20	V
Drain current (DC or average)	ID	max.	30	mΑ
Gate current	± IG	max.	10	mΑ
Total power dissipation up to T <sub>amb</sub> = 75 °C	P <sub>tot</sub>	max.	300	mW
Storage temperature range	T <sub>stg</sub>	-65 to +	150	oC
Junction temperature	Ti	max.	150	oC

# THERMAL RESISTANCE

From junction to ambient in free air  $R_{th j-a} = 250 \text{ K/W}$ 

# STATIC CHARACTERISTICS

 $T_{amb} = 25 \, {}^{o}C$ 

Gate cut-off current			BF410A	В	С	D
$-V_{GS} = 0.2 \text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	. 10	10	10	10 nA
Gate-drain breakdown voltage $I_S = 0; -I_D = 10 \mu A$	-V <sub>(BR)</sub> GDO	min.	20	20	20	20 V
Drain current $V_{DS} = 10 V; V_{GS} = 0$	IDSS	min. max.	0.7 3.0	2.5 7.0	6 12	10 mA 18 mA
Gate-source cut-off voltage $I_D = 10 \mu A$ ; $V_{DS} = 10 V$	−V <sub>(P)GS</sub>	typ.	0.8	1.5	2.2	3 V

## **DYNAMIC CHARACTERISTICS**

Measuring conditions (common source):  $V_{DS}$  = 10 V;  $V_{GS}$  = 0;  $T_{amb}$  = 25 °C for BF410A and B  $V_{DS}$  = 10 V;  $I_D$  = 5 mA;  $T_{amb}$  = 25 °C for BF410C and D

y-parameters (common source)			BF410A	В	С	D
Input capacitance at f = 1 MHz	Cis	max.	5	5	5	5 pF
Input conductance at f = 100 MHz	gis	typ.	100	90	60	50 μS
Feedback capacitance at f = 1 MHz	C <sub>rs</sub>	typ. max.	0.5 0.7	0.5 0.7	0.5 0.7	0.5 pF 0.7 pF
Transfer admittance at f = 1 kHz	yfs	min.	2.5	4.0	4.0	3.5 mS
$V_{GS} = 0$ instead of $I_D = 5$ mA	yfs	min.	<del>-</del> .	_	6.0	7.0 mS
Transfer admittance at f = 100 MHz	Yfs	typ.	3.5	5.5	5.0	5.0 mS
Output capacitance at f = 1 MHz	Cos	max.	3	3	3	3 pF
Output conductance at f = 1 MHz	gos	max.	60	80	100	120 μS
Output conductance at f = 100 MHz	gos	typ.	35	55	70	90 μS
Noise figure at optimum source admittance $G_S = 1 \text{ mS}$ ; $-B_S = 3 \text{ mS}$ ; $f = 100 \text{ MHz}$	F	typ.	1.5	1.5	1.5	1.5 dB




Fig. 2  $V_{GS}$  = 0 for BF410A and BF410B;  $I_D$  = 5 mA for BF410C and BF410D; f = 1 MHz;  $T_{amb}$  = 25 °C.




Fig. 3  $V_{DS}$  = 10 V; f = 1 kHz;  $T_{amb}$  = 25 °C; typical values.

## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Asymmetrical N-channel planar epitaxial junction field-effect transistors in the miniature plastic envelope intended for applications up to the v.h.f. range in hybrid thick and thin-film circuits. Special features are the low feedback capacitance and the low noise figure. These features make the product very suitable for applications such as the r.f. stages in f.m. portables (BF510), car radios (BF511) and mains radios (BF512) or the mixer stage (BF513).


#### **QUICK REFERENCE DATA**

Drain-source voltage	V <sub>DS</sub>	max.			20	V	/
Drain current (DC or average)	ID	max.			30	n	nA
Total power dissipation up to T <sub>amb</sub> = 40 °C	P <sub>tot</sub>	max.			250	n	nW
_		В	F510	511	512	513	
Drain current V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	IDSS	> <	0.7 3.0	2.5 7.0	6 12	10 m 18 m	
Transfer admittance (common source) V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0; f = 1 kHz	y <sub>fs</sub>	>	2.5	4	6	7 n	nS
Feedback capacitance							
$V_{DS} = 10 V; V_{GS} = 0$	$c_{rs}$	typ.	0.3	0.3	_	— р	F
$V_{DS} = 10 \text{ V}; I_D = 5 \text{ mA}$	$C_{rs}$	typ.	_	_	0.3	0.3 p	F
Noise figure at optimum source admittance $G_S = 1 \text{ mS}$ ; $-B_S = 3 \text{ mS}$ ; $f = 100 \text{ MHz}$							
V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	F	typ.	1.5	1.5	_	d	IB
V <sub>DS</sub> = 10 V; I <sub>D</sub> = 5 mA	F	typ.	_		1.5	1.5 d	IB .

#### **MECHANICAL DATA**

SOT23.

See also Soldering recommendations.



#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20	V
Drain-gate voltage (open source)	$V_{DGO}$	max.	20	٧
Drain current (DC or average)	$I_D$	max.	30	mΑ
Gate current	± IG	max.	10	mA
Total power dissipation up to T <sub>amb</sub> = 40 °C (note 1)	P <sub>tot</sub>	max.	250	mW
Storage temperature range	$T_{stg}$	-65 to +	150	οС
Junction temperature	$T_{j}$	max.	150	oC
THERMAL RESISTANCE				
	_			

From junction to ambient (note 1)	R <sub>th j-a</sub> =	430 K/W
-----------------------------------	-----------------------	---------

### Note

1. Mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

#### STATIC CHARACTERISTICS

T <sub>amb</sub> = 25 °C						
			BF510	511	512	513
Gate cut-off current $-V_{GS} = 0.2 \text{ V}; V_{DS} = 0$	-I <sub>GSS</sub>	<	10	10	10	10 nA
Gate-drain breakdown voltage $I_S = 0$ ; $-I_D = 10 \mu A$	−V(BR)GDO	>	20	20	20	20 V
Drain current $V_{DS} = 10 V; V_{GS} = 0$	IDSS	> <	0.7 3.0	2.5 7.0	6 12	10 mA 18 mA
Gate-source cut-off voltage $I_D = 10 \mu A$ ; $V_{DS} = 10 V$	-V <sub>(P)GS</sub>	typ.	0.8	1.5	2.2	3 V
				i	i	1

#### **DYNAMIC CHARACTERISTICS**

Measuring conditions (common source):  $V_{DS} = 10 \text{ V}$ ;  $V_{GS} = 0$ ;  $T_{amb} = 25 \text{ °C}$  for BF510 and BF511  $V_{DS} = 10 \text{ V}$ ;  $I_D = 5 \text{ mA}$ ;  $T_{amb} = 25 \text{ °C}$  for BF512 and BF513

	. 03 0		' aiiib			
y-parameters (common source)			BF510	511	512	513
Input capacitance at f = 1 MHz	C <sub>is</sub>	< '	5	5	5	5 pF
Input conductance at f = 100 MHz	g <sub>is</sub>	typ.	100	90	60	50 μS
Feedback capacitance at f = 1 MHz	C <sub>rs</sub>	typ.	0.3 0.4	0.3 0.4	0.3 0.4	0.3 pF 0.4 pF
Transfer admittance at f = 1 kHz	Yfs	>	2.5	4.0	4.0	3.5 mS
$V_{GS} = 0$ instead of $I_D = 5$ mA	y <sub>fs</sub>	>		-	6.0	7.0 mS
Transfer admittance at f = 100 MHz	Yfs	typ.	3.5	5.5	5.0	5.0 mS
Output capacitance at f = 1 MHz	Cos	<	3	3	3	3 pF
Output conductance at f = 1 MHz	g <sub>os</sub>	<	60	80	100	120 μS
Output conductance at f = 100 MHz	gos	typ.	35	55	70	90 μS
Noise figure at optimum source admitted $G_S = 1 \text{ mS}$ ; $-B_S = 3 \text{ mS}$ ;						er garage
f = 100 MHz	F	typ.	1.5	1.5	1.5	1.5 dB




Fig. 2  $V_{GS}$  = 0 for BF510 and BF511;  $I_D$  = 5 mA for BF512 and BF513; f = 1 MHz;  $T_{amb}$  = 25 °C.




Fig. 3  $V_{DS}$  = 10 V; f = 1 kHz;  $T_{amb}$  = 25 °C; typical values.




Fig.4 Power derating curve.

BF545A; BF545B; BF545C

#### **FEATURES**

- Low leakage level (typ. 500 fA)
- · High gain
- Low cut-off voltage (max. 2.2 V for BF545A).

#### **DESCRIPTION**


N-channel symmetrical silicon junction FETs in a surface-mountable SOT23 envelope. These devices are specially designed for use as impedance converters in (for example) electret microphones and infra-red detectors, and as VHF amplifiers in oscillators and mixers.

#### **PINNING**

PIN	DESCRIPTION
1·	source
2	drain
3	gate

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
±V <sub>DS</sub>	drain-source voltage		-	30	٧
I <sub>DSS</sub>	drain current	$V_{DS} = 15 \text{ V}; V_{GS} = 0$			
-	BF545A		2	6.5	mA
	BF545B		6	15	mA
	BF545C		12	25	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	_	250	mW
-V <sub>GS(off)</sub>	gate-source cut-off voltage	$V_{DS} = 15 \text{ V}; I_D = 1 \mu \text{A}$	0.4	7.8	٧
Y <sub>fs</sub>	common source transfer admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$	3	6.5	mS



BF545A; BF545B; BF545C

#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
±V <sub>DS</sub>	drain-source voltage		_	30	V
-V <sub>GSO</sub>	gate-source voltage		_	30	V
-V <sub>GDO</sub>	gate-drain voltage		_	30	٧
l <sub>G</sub>	DC forward gate current		-	10	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	250	mW
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>i</sub>	junction temperature			150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE		
R <sub>th j-a</sub>	from junction to ambient (note 1)	500 K/W		

#### Note

1. Mounted on an FR-4 printboard.

#### STATIC CHARACTERISTICS

T<sub>i</sub> = 25 °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
-I <sub>GSS</sub>	reverse gate current	$-V_{DS} = 0; -V_{GS} = 20 \text{ V}$	-	0.5	1000	pA
		$-V_{DS} = 0$ ; $-V_{GS} = 20 \text{ V}$ ; $T_j = 125 \text{ °C}$	-	-	100	nA
I <sub>DSS</sub>	drain current	$V_{DS} = 15 \text{ V}; V_{GS} = 0$				
	BF545A		2	-	6.5	mA
	BF545B		6	-	15	mA
	BF545C		12	-	25	mA
-V <sub>(BR)GSS</sub>	gate-source breakdown voltage	$V_{DS} = 0; -I_{G} = 1 \mu A$	30	-	-	V
-V <sub>GS(off)</sub>	gate-source cut-off voltage	$V_{DS} = 15 \text{ V}; I_{D} = 200 \mu\text{A}$				
, ,	BF545A		0.4	-	2.2	V
	BF545B		1.6	-	3.8	V
	BF545C		3.2		7.8	V
-		$V_{DS} = 15 \text{ V}; I_D = 1 \mu A$	0.4	_	7.5	V
Y <sub>fs</sub>	common source transfer admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$	3	-	6.5	mS
Yos	common source output admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$	_	40	_	μS

## BF545A; BF545B; BF545C

#### **DYNAMIC CHARACTERISTICS**


T<sub>a</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	UNIT
C <sub>is</sub>	input capacitance	V <sub>DS</sub> = 15 V; -V <sub>GS</sub> = 10 V; f = 1 MHz	1.7	pF
		$V_{DS} = 15 \text{ V}; -V_{GS} = 0; f = 1 \text{ MHz}$	3	pF
C <sub>rs</sub>	feedback capacitance	V <sub>DS</sub> = 15 V; -V <sub>GS</sub> = 10 V; f = 1 MHz	0.8	pF
		$V_{DS} = 15 \text{ V}; -V_{GS} = 0; f = 1 \text{ MHz}$	0.9	pF
g <sub>is</sub>	common source input	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 1 mA; f = 100 MHz	15	μS
	conductance	$V_{DS} = 10 \text{ V; } I_D = 1 \text{ mA; } f = 450 \text{ MHz}$	300	μS
g <sub>fs</sub>	common source transfer	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 1 mA; f = 100 MHz	2	mS
	conductance	$V_{DS} = 10 \text{ V}; I_D = 1 \text{ mA}; f = 450 \text{ MHz}$	1.8	mS
-g <sub>rs</sub>	common source feedback	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 1 mA; f = 100 MHz	6	μS
	conductance	$V_{DS} = 10 \text{ V; } I_{D} = 1 \text{ mA; } f = 450 \text{ MHz}$	40	μS
g <sub>os</sub>	common source output	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 1 mA; f = 100 MHz	30	μS
	conductance	$V_{DS} = 10 \text{ V}; I_D = 1 \text{ mA}; f = 450 \text{ MHz}$	60	μS



 $V_{DS} = 15 \text{ V}; T_j = 25 \text{ }^{\circ}\text{C}.$ 


Fig.2 Drain current as a function of gate-source cut-off voltage.



 $V_{DS} = 15 \text{ V}; V_{GS} = 0; T_j = 25 \,^{\circ}\text{C}.$ 


Fig.3 Common source transfer admittance as a function of gate-source cut-off voltage.

## BF545A; BF545B; BF545C




$$V_{DS} = 15 \text{ V}; V_{GS} = 0; T_i = 25 \,^{\circ}\text{C}.$$

Fig.4 Common source output admittance as a function of gate-source cut-off voltage.



 $V_{DS} = 100 \text{ mV}$ ;  $V_{GS} = 0$ ;  $T_i = 25 \text{ °C}$ .


Fig.5 Drain-source on-resistance as a function of gate-source cut-off voltage.



#### BF545A

 $T_i = 25$  °C.

Fig.6 Typical output characteristics.





#### BF545A

 $V_{DS} = 15 \text{ V}$ ;  $T_i = 25 \,^{\circ}\text{C}$ .

Fig.7 Typical input characteristics.


## BF545A; BF545B; BF545C






 $V_{DS} = 15 \text{ V}; T_i = 25 \text{ }^{\circ}\text{C}.$ 

Fig.9 Typical input characteristics.






#### BF545C

 $V_{DS} = 15 \text{ V}; T_i = 25 \,^{\circ}\text{C}.$ 

Fig.11 Typical input characteristics.

Fig.10 Typical output characteristics.

## BF545A; BF545B; BF545C




BF545A

 $V_{DS} = 15 \text{ V; } T_j = 25 \text{ }^{\circ}\text{C}.$ 

Fig.12 Drain current as a function of gate-source voltage; typical values.

117




### BF545B

 $V_{DS} = 15 \text{ V}; T_j = 25 \text{ °C}.$ 

Fig.13 Drain current as a function of gate-source voltage; typical values.

BF545A; BF545B; BF545C




BF545C

 $V_{DS} = 15 \text{ V}; T_j = 25 \,^{\circ}\text{C}.$ 


Fig.14 Drain current as a function of gate-source voltage; typical values.

## BF545A; BF545B; BF545C




 $I_D = 10$  mA (BF545B and C only);  $T_i = 25$  °C.

Fig.15 Gate current as a function of drain-gate voltage, typical values.




 $V_{DS} = 0$ ;  $-V_{GS} = 20 \text{ V}$ .

Fig.16 Gate current as a function of junction temperature, typical values.



 $V_{DS} = 15 \text{ V; } T_i = 25 \text{ °C.}$ 


Fig.17 Typical feedback capacitance.





 $V_{DS} = 15 \text{ V}$ ;  $T_i = 25 \,^{\circ}\text{C}$ .


Fig.18 Typical input capacitance.

## BF545A; BF545B; BF545C










## BF545A; BF545B; BF545C



## BF556A;BF556B;BF556C

#### **FEATURES**

- Low leakage level (typ. 500 fA)
- · High gain
- · Low cut-off voltage.

#### **DESCRIPTION**

N-channel symmetrical silicon junction FETs in a surface-mountable SOT23 envelope. These devices are specially designed for use as impedance converters in (for example) electret microphones and infra-red detectors, and as VHF amplifiers in oscillators and mixers.

#### **PINNING - SOT23**


PIN	DESCRIPTION		
1	source		
2	drain		
3	gate		

### CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static charge during transport and handling.

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
±V <sub>DS</sub>	drain-source voltage		-	30	٧
I <sub>DSS</sub>	drain current	$V_{DS} = 15 \text{ V}; V_{GS} = 0$			
	BF556A	V*	3	7	mA
	BF556B		6	13	mA
	BF556C		11	18	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	-	250	mW
-V <sub>GS(off)</sub>	gate-source cut-off voltage	$V_{DS} = 15 \text{ V};$ $I_D = 200 \mu\text{A}$	0.5	7.5	٧
IY <sub>fs</sub> I	common source transfer admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$	4.5	_	mS



## BF556A;BF556B;BF556C

### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
±V <sub>DS</sub>	drain-source voltage		-	30	٧
-V <sub>GSO</sub>	gate-source voltage		_	30	V
-V <sub>GDO</sub>	gate-drain voltage		-	30	٧
l <sub>G</sub>	DC forward gate current		_	10	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	_	250	mW :
T <sub>stg</sub>	storage temperature		-65	150	°C
T <sub>j</sub>	operating junction temperature		_	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient (note 1)	500 K/W

#### Note

1. Device mounted on a printed circuit board, maximum lead length 4 mm; mounting pad for the drain lead 10 mm².

#### STATIC CHARACTERISTICS

T<sub>i</sub> = 25 °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
-V <sub>(BR)GSS</sub>	gate-source breakdown voltage	$V_{DS} = 0; -I_{G} = 1 \mu A$	30	-	-	٧
I <sub>DSS</sub>	drain current	$V_{DS} = 15 \text{ V}; V_{GS} = 0$				
	BF556A		3	-	7	mA
	BF556B		6	-	13	mA
	BF556C		11	-	18	mA
-I <sub>GSS</sub>	reverse gate leakage current	$V_{DS} = 0; -V_{GS} = 20 \text{ V}$	-	0.5	5000	pA
-V <sub>GS(off)</sub>	gate-source cut-off voltage	$V_{DS} = 15 \text{ V}; I_{D} = 200 \mu\text{A}$	0.5	-	7.5	٧
IY <sub>fs</sub> I	common source transfer admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$	4.5	_	-	mS
IY <sub>os</sub> I	common source output admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$	_	40	_	μS

## BF556A;BF556B;BF556C

#### **DYNAMIC CHARACTERISTICS**


T<sub>a</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	UNIT
C <sub>is</sub>	input capacitance	V <sub>DS</sub> = 15 V; -V <sub>GS</sub> = 10 V; f = 1 MHz	1.7	pF
		$V_{DS} = 15 \text{ V}; -V_{GS} = 0; f = 1 \text{ MHz}$	3	pF
C <sub>rs</sub>	feedback capacitance	$V_{DS} = 15 \text{ V}; -V_{GS} = 10 \text{ V}; f = 1 \text{ MHz}$	0.8	pF
		$V_{DS} = 15 \text{ V}; -V_{GS} = 0; f = 1 \text{ MHz}$	0.9	pF
g <sub>is</sub>	common source input	$V_{DS} = 10 \text{ V}; I_{D} = 1 \text{ mA}; f = 100 \text{ MHz}$	15	μS
	conductance	$V_{DS} = 10 \text{ V}; I_{D} = 1 \text{ mA}; f = 450 \text{ MHz}$	300	μS
9 <sub>fs</sub>	common source transfer	$V_{DS} = 10 \text{ V}; I_{D} = 1 \text{ mA}; f = 100 \text{ MHz}$	2	mS
	conductance	$V_{DS} = 10 \text{ V}; I_{D} = 1 \text{ mA}; f = 450 \text{ MHz}$	1.8	mS
-g <sub>rs</sub>	common source feedback	$V_{DS} = 10 \text{ V}; I_{D} = 1 \text{ mA}; f = 100 \text{ MHz}$	6	μS
	conductance	$V_{DS} = 10 \text{ V}; I_{D} = 1 \text{ mA}; f = 450 \text{ MHz}$	40	μS
g <sub>os</sub>	common source output	$V_{DS} = 10 \text{ V}; I_{D} = 1 \text{ mA}; f = 100 \text{ MHz}$	30	μS
	conductance	$V_{DS} = 10 \text{ V}; I_{D} = 1 \text{ mA}; f = 450 \text{ MHz}$	60	μS
V <sub>n</sub>	equivalent input noise voltage	VDS = 10 V; I <sub>D</sub> = 1 mA; f = 100 Hz	40	nV/√Hz



V<sub>DS</sub> = 15 V.


Fig.2 Drain current as a function of gate-source cut-off voltage; typical values.



 $V_{DS} = 15 \text{ V}; I_D = 1 \text{ }\mu\text{A}.$ 


Fig.3 Common source transfer admittance as a function of gate-source cut-off voltage; typical values.

## BF556A;BF556B;BF556C




 $V_{DS} = 15 \text{ V}.$ 

Fig.4 Common source output conductance as a function of gate-source cut-off voltage; typical values.




 $V_{DS} = 100 \text{ mV}; V_{GS} = 0.$ 

Fig.5 Drain-source on-resistance as a function of gate-source cut-off voltage; typical values.



**BF556A** 


Fig.6 Typical output characteristics.



**BF556B** 


Fig.7 Typical output characteristics.

## BF556A;BF556B;BF556C




BF556C

Fig.8 Typical output characteristics.




 $V_{DS} = 15 \text{ V}.$ 

Fig.9 Typical input characteristics.



 $V_{DS} = 15 \text{ V}.$ 


Fig.10 Drain current as a function of gate-source voltage; typical values.



 $(I_D = 10 \text{ mA only for BF556B and BF556C}).$ 


Fig.11 Gate current as a function of drain-gate voltage; typical values.


## BF556A;BF556B;BF556C



 $V_{DS} = 0$ ;  $-V_{GS} = 20 \text{ V}$ .


Fig.12 Gate current as a function of junction temperature; typical values.





 $V_{DS} = 15 \text{ V}.$ 


Fig.14 Typical feedback capacitance.



 $V_{DS} = 15 \text{ V}.$ 


Fig.15 Typical input capacitance.

## BF556A;BF556B;BF556C




$$V_{DS}$$
 = 10 V;  $I_{D}$  = 1 mA;  $T_{amb}$  = 25 °C.

Fig.16 Common source input conductance; typical values.




$$V_{DS}$$
 = 10 V;  $I_{D}$  = 1 mA;  $T_{amb}$  = 25 °C.

Fig.17 Common source transfer conductance; typical values.




 $V_{DS} = 10 \text{ V; } I_{D} = 1 \text{ mA; } T_{amb} = 25 \text{ °C.}$ 

Fig.18 Common source feedback conductance; typical values.



 $V_{DS} = 10 \text{ V; } I_{D} = 1 \text{ mA; } T_{amb} = 25 \text{ °C.}$ 

Fig.19 Common source output conductance; typical values.



 $V_{DS} = 10 \text{ V; } I_D = 1 \text{ mA.}$ 

Fig.20 Equivalent noise voltage as a function of frequency.

## BF851A; BF851B; BF851C

#### **FEATURES**

- · High transfer admittance
- · Low input capacitance
- · Low feedback capacitance
- · Low noise.

#### **APPLICATIONS**


· Preamplifiers for AM tuners in car radios.

#### **DESCRIPTION**

N-channel symmetrical junction field effect transistors in a SOT54 (TO-92) package.

#### PINNING - SOT54 (TO-92)

PIN	SYMBOL	DESCRIPTION
1	g	gate
2	s	source
3	d	drain



CAUTION		
The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.		

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage (DC)		-	25	٧
I <sub>DSS</sub>	drain current	$V_{GS} = 0; V_{DS} = 8 V$			7 *
	BF851A		2	6.5	mA
	BF851B		6	15	mA
	BF851C		12	25	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 40 °C	-	400	mW
y <sub>fs</sub>	forward transfer admittance	$V_{GS} = 0; V_{DS} = 8 V$			
	BF851A		12	20	mS
	BF851B		16	25	mS
	BF851C		20	30	mS
C <sub>iss</sub>	input capacitance	f = 1 MHz	_	10	pF
C <sub>rss</sub>	reverse transfer capacitance	f = 1 MHz		3	pF

## BF851A; BF851B; BF851C


#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)	The second secon	<del> </del>	25	V
$V_{GSO}$	gate-source voltage	open drain	-	25	V
$V_{DGO}$	drain-gate voltage (DC)	open source	<del>-</del>	25	V
l <sub>G</sub>	forward gate current (DC)		-	10	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 40 °C; note 1	-	400	mW
T <sub>stg</sub>	storage temperature	As a September 1	-65	+150	°C
T <sub>i</sub>	operating junction temperature	A CONTRACTOR OF THE CONTRACTOR		150	°C

#### Note

 Device mounted on an epoxy printed-circuit board; maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm².



## BF851A; BF851B; BF851C

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient; note 1	250	K/W

#### Note

 Device mounted on an epoxy printed-circuit board; maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm².

#### **CHARACTERISTICS**


 $T_j$  = 25 °C;  $V_{DS}$  = 8 V;  $V_{GS}$  = 0; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)GSS</sub>	gate-source breakdown voltage	I <sub>G</sub> = -1 μA	-25	-	-	V
V <sub>GSoff</sub>	gate-source cut-off voltage	I <sub>D</sub> = 1 μA				
	BF851A	.3	-0.2	-	-1	V
	BF851B		-0.5	_	-1.5	V
	BF851C		-0.8	-	-2	V
V <sub>GSS</sub>	gate-source forward voltage	$V_{DS} = 0$ ; $I_{G} = 1 \text{ mA}$	_	-	1	V
I <sub>DSS</sub>	drain current					
	BF851A		2	-	6.5	mA
	BF851B		6	-	15	mA
	BF851C	·	12	_	25	mA
I <sub>GSS</sub>	gate cut-off current	$V_{GS} = -20 \text{ V}; V_{DS} = 0$	_	-	<b>-1</b>	nA
y <sub>fs</sub>	forward transfer admittance					
	BF851A		12	-	20	mS
	BF851B		16	-	25	mS
	BF851C		20	-	30	mS
9 <sub>os</sub>	common source output conductance					
	BF851A		-	_	200	μS
	BF851B		- ,	_	250	μS
	BF851C		<b>  -</b> .	_	300	μS
C <sub>iss</sub>	input capacitance	f = 1 MHz	-	_	10	pF
C <sub>rss</sub>	reverse transfer capacitance	f = 1 MHz	_	2.4	3	pF
V <sub>n</sub> /√B	equivalent input noise voltage	V <sub>GS</sub> = 0; f = 1 MHz	<b> </b> -	1.5	-	nV/√Hz

Philips Semiconductors


## N-channel junction FETs

## BF851A; BF851B; BF851C




 $V_{DS} = 8 V.$ 

Fig.3 Drain current as a function of gate-source cut-off voltage; typical values.




 $V_{DS} = 8 V.$  $V_{GS} = 0.$ 

Fig.4 Common-source output conductance as a function of drain current; typical values.



 $V_{DS} = 8 \text{ V}.$  $V_{GS} = 0.$ 


Fig.5 Forward transfer admittance as a function of drain current; typical values.





 $V_{DS} = 8 V.$ 


Fig.6 Forward transfer admittance as a function of drain current; typical values.

## BF851A; BF851B; BF851C












Philips Semiconductors Product specification


## N-channel junction FETs

## BF851A; BF851B; BF851C











1995 Apr 14 136


## BF851A; BF851B; BF851C




V<sub>DS</sub> = 8 V.
V<sub>GS</sub> = 0.
T<sub>amb</sub> = 25 °C.

Fig.16 Common-source input admittance; typical values.





## BF851A; BF851B; BF851C



## BF861A; BF861B; BF861C

#### **FEATURES**

- · High transfer admittance
- · Low input capacitance
- · Low feedback capacitance
- · Low noise.

#### **APPLICATIONS**


· Preamplifiers for AM tuners in car radios.

#### **DESCRIPTION**

N-channel symmetrical junction field effect transistors in a  ${\sf SOT23}$  package.

#### **PINNING - SOT23**

PIN	SYMBOL	DESCRIPTION
1	g	gate
2	s	source
3	d	drain



	CAUTION
-	The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage (DC)		_	25	٧
I <sub>DSS</sub>	drain current	V <sub>GS</sub> = 0; V <sub>DS</sub> = 8 V			
	BF861A		2	6.5	mA
	BF861B		6	15	mA
	BF861C	·	12	25	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	_	250	mW
y <sub>fs</sub>	forward transfer admittance	V <sub>GS</sub> = 0; V <sub>DS</sub> = 8 V			
	BF861A		12	20	mS
	BF861B		16	25	mS
	BF861C		20	30	mS
C <sub>iss</sub>	input capacitance	f = 1 MHz	_	10	pF
C <sub>rss</sub>	reverse transfer capacitance	f = 1 MHz	_	2.7	pF

## BF861A; BF861B; BF861C


#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		-	25	V
V <sub>GSO</sub>	gate-source voltage	open drain	<del></del>	25	V.
$V_{DGO}$	drain-gate voltage (DC)	open source	_	25	V
l <sub>G</sub>	forward gate current (DC)		_	10	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C; note 1		250	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature	and the second of the second o	-	150	°C

#### Note

1. Device mounted on an FR4 printed-circuit board.



## BF861A; BF861B; BF861C

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	Rth j-a thermal resistance from junction to ambient; note 1		K/W

#### Note


1. Device mounted on an FR4 printed-circuit board.

### **CHARACTERISTICS**

 $T_j$  = 25 °C;  $V_{DS}$  = 8 V;  $V_{GS}$  = 0; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)GSS</sub>	gate-source breakdown voltage	$I_G = -1 \mu A$	-25	_	-	V
V <sub>GSoff</sub>	gate-source cut-off voltage	I <sub>D</sub> = 1 μA				
	BF861A		-0.2	_	_1	V
	BF861B		-0.5	_	-1.5	V
	BF861C		-0.8	_ "	-2	V
V <sub>GSS</sub>	gate-source forward voltage	$V_{DS} = 0$ ; $I_{G} = 1 \text{ mA}$	-	_	1	V
I <sub>DSS</sub>	drain current					
	BF861A		2	-	6.5	mA
	BF861B		6	-	15	mA
	BF861C		12	-	25	mA
I <sub>GSS</sub>	gate cut-off current	$V_{GS} = -20 \text{ V}; V_{DS} = 0$	-	1-	-1	nA
y <sub>fs</sub>	forward transfer admittance					
	BF861A		12	-	20	mS
	BF861B		16	- "	25	mS
	BF861C		20		30	mS
g <sub>os</sub>	common source output conductance					
	BF861A			_	200	μS
	BF861B		<u> </u>	-	250	μS
	BF861C			1-	300	μS
C <sub>iss</sub>	input capacitance	f = 1 MHz	_	-	10	pF
C <sub>rss</sub>	reverse transfer capacitance	f = 1 MHz	_	2.1	2.7	pF
V <sub>n</sub> /√B	equivalent input noise voltage	V <sub>GS</sub> = 0; f = 1 MHz	_	1.5	1-	nV/√Hz


## BF861A; BF861B; BF861C



V<sub>DS</sub> = 8 V.


Fig.3 Drain current as a function of gate-source cut-off voltage; typical values.






 $V_{GS} = 0.$ 


Fig.5 Forward transfer admittance as a function of drain current; typical values.





1995 Apr 14 142

# BF861A; BF861B; BF861C













# BF861A; BF861B; BF861C










typical values.




# BF861A; BF861B; BF861C










# BF861A; BF861B; BF861C



# Silicon n-channel dual gate MOS-FETs

BF901; BF901R

### **FEATURES**

- Intended for low voltage operation
- Short channel transistor with high ratio IY<sub>fs</sub>I:C<sub>is</sub>
- Low noise gain-controlled amplifier to 1 GHz
- · BF901R has reverse pinning.

### **DESCRIPTION**


Enhancement type field-effect transistors in plastic microminiature SOT143 and SOT143R envelopes, with source and substrate interconnected. They are intended for UHF and VHF applications, such as television tuners and professional communications equipment especially suited for low voltage operation. These MOS-FET tetrodes are protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.


### **PINNING**

PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 1

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage	_	12	V
I <sub>D</sub>	drain current	-	30	mA
P <sub>tot</sub>	total power dissipation	_	200	mW
T,	junction temperature	-	150	°C
IY <sub>fs</sub> I	transfer admittance	28	35	mS
C <sub>ig1-s</sub>	input capacitance at gate 1	2.35	2.75	pF
C <sub>rs</sub>	feedback capacitance	25	-	fF
F	noise figure at 800 MHz	1.7	_	dB





# Silicon n-channel dual gate MOS-FETs

BF901; BF901R

### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	12	V
V <sub>D-G2</sub>	drain-gate 2 voltage		-	6	V
I <sub>D</sub>	DC drain current		-	30	mA
±I <sub>G1-S</sub>	gate 1-source current		-	10	mA.
±1 <sub>G2-S</sub>	gate 2-source current		_	10	mA
P <sub>tot</sub>	total power dissipation				
	BF901	up to T <sub>amb</sub> = 50 °C (note 1)	-	200	mW
	BF901R	up to T <sub>amb</sub> = 40 °C (note 1)	-	200	mW
T <sub>stg</sub>	storage temperature		-65	150	°C
T <sub>i</sub>	junction temperature		-	150	°C

# THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	thermal resistance from junction to ambient (note 1)	
	BF901	500 K/W
	BF901R	550 K/W

### Note

1. Device mounted on an FR4 printboard.



# Silicon n-channel dual gate MOS-FETs

BF901; BF901R

### STATIC CHARACTERISTICS

 $T_i = 25$  °C.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
±I <sub>G1-SS</sub>	gate 1 cut-off current	$\pm V_{G1-S} = 5 \text{ V}; V_{G2-S} = V_{DS} = 0$		50	nA
±l <sub>G2-SS</sub>	gate 2 cut-off current	$\pm V_{G2-S} = 5 \text{ V}; V_{G1-S} = V_{DS} = 0$	-	50	nA
±V <sub>(BR)G1-SS</sub>	gate 1-source breakdown voltage	$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	6	20	٧
±V <sub>(BR)G2-SS</sub>	gate 2-source breakdown voltage	$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	6	20	٧
V <sub>G1-S(th)</sub>	gate 1-source threshold voltage	$I_D = 20 \mu\text{A};  V_{DS} = 8  V;  V_{G2-S} = 4  V$	0	0.7	V
V <sub>G2-S(th)</sub>	gate 2-source threshold voltage	$I_D = 20 \mu A; V_{DS} = 8 V; V_{G1-S} = 0$	0.3	1	V
I <sub>DSX</sub>	drain-source current	$V_{DS} = 4 \text{ V}; V_{G1-S} = 1.1 \text{ V}; V_{G2-S} = 3.4 \text{ V}$	2	18	mA

### **DYNAMIC CHARACTERISTICS**

Measuring conditions (common source):  $I_D$  = 14 mA;  $V_{DS}$  = 5 V;  $V_{G2\cdot S}$  = 4 V;  $T_{amb}$  = 25 °C.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
IY <sub>fs</sub> I	transfer admittance	pulsed; T <sub>j</sub> = 25 °C	25	28	35	mS
C <sub>ig1-s</sub>	input capacitance at gate 1	f = 1 MHz	-	2.35	2.75	pF
C <sub>ig2-s</sub>	input capacitance at gate 2	f = 1 MHz	<b> -</b>	1.2	_	pF
C <sub>os</sub>	output capacitance	f = 1 MHz	-	1.4	_	pF
C <sub>rs</sub>	feedback capacitance	f = 1 MHz	Ī-	25	-	fF
F	noise figure	f = 200 MHz; G <sub>s</sub> = 2 mS; B <sub>s</sub> = B <sub>sopt.</sub>	-	0.7	-	dB
		$f = 800 \text{ MHz}$ ; $G_s = 3.3 \text{ mS}$ ; $B_s = B_{sopt}$ .	-	1.7	_	dB

# BF904; BF904R

### **FEATURES**

- · Specially designed for use at 5 V supply voltage
- Short channel transistor with high transfer admittance to input capacitance ratio
- · Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.

### **APPLICATIONS**

 VHF and UHF applications with 3 to 7 V supply voltage such as television tuners and professional communications equipment.

#### **DESCRIPTION**

Enhancement type field-effect transistor in a plastic microminiature SOT143 and SOT143R package. The


transistor consists of an amplifier MOS-FET with source and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.


#### CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

#### **PINNING**

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
- 3	92	gate 2
4	g <sub>1</sub>	gate 1





#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	-	7	٧
I <sub>D</sub>	drain current		-	-	30	mA
P <sub>tot</sub>	total power dissipation		-	-	200	mW
Tj	operating junction temperature		-	-	150	°C
y <sub>fs</sub>	forward transfer admittance		22	25	30	mS
C <sub>ig1-s</sub>	input capacitance at gate 1		_	2.2	2.6	pF
C <sub>rs</sub>	reverse transfer capacitance	f = 1 MHz	-	25	35	fF
F	noise figure	f = 800 MHz	-	2	_	dB

BF904; BF904R


### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	7	V
I <sub>D</sub>	drain current		-	30	mA
I <sub>G1</sub>	gate 1 current		-	±10	mA
I <sub>G2</sub>	gate 2 current		_	±10	mA
P <sub>tot</sub>	total power dissipation	see Fig.3			
	BF904	up to T <sub>amb</sub> = 50 °C; note 1	_	200	mW
	BF904R	up to T <sub>amb</sub> = 40 °C; note 1	-	200	mW
T <sub>stg</sub>	storage temperature		65	+150	°C
Tj	operating junction temperature		-	150	°C

### Note

1. Device mounted on a printed-circuit board.



BF904; BF904R

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient	note 1		
	BF904		500	K/W
	BF904R		550	K/W
R <sub>th j-s</sub>	thermal resistance from junction to soldering point	note 2		
	BF904	T <sub>s</sub> = 92 °C	290	K/W
	BF904R	T <sub>s</sub> = 78 °C	360	K/W

#### **Notes**

- 1. Device mounted on a printed-circuit board.
- 2. T<sub>s</sub> is the temperature at the soldering point of the source lead.

### STATIC CHARACTERISTICS

 $T_j = 25$  °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>(BR)G1-SS</sub>	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$ ; $I_{G1-S} = 10 \text{ mA}$	6	15	٧
V <sub>(BR)G2-SS</sub>	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$ ; $I_{G2-S} = 10 \text{ mA}$	6	15	V
V <sub>(F)S-G1</sub>	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$ ; $I_{S-G1} = 10 \text{ mA}$	0.5	1.5	V
V <sub>(F)S-G2</sub>	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$ ; $I_{S-G2} = 10 \text{ mA}$	0.5	1.5	V
V <sub>G1-S(th)</sub>	gate 1-source threshold voltage	$V_{G2-S} = 4 \text{ V}; V_{DS} = 5 \text{ V}; I_D = 20 \mu\text{A}$	0.3	1	V
V <sub>G2-S(th)</sub>	gate 2-source threshold voltage	$V_{G1-S} = V_{DS} = 5 \text{ V}; I_D = 20 \mu\text{A}$	0.3	1.2	V
I <sub>DSX</sub>	drain-source current	$V_{G2-S} = 4 \text{ V}; V_{DS} = 5 \text{ V};$ $R_{G1} = 120 \text{ k}\Omega; \text{ note } 1$	8	13	mA
I <sub>G1-SS</sub>	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0; V_{G1-S} = 5 \text{ V}$	_	50	nA
I <sub>G2-SS</sub>	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0; V_{G2-S} = 5 V$	-	50	nA

### Note

1.  $R_G$  connects gate 1 to  $V_{GG} = 5$  V; see Fig.20.

### **DYNAMIC CHARACTERISTICS**

Common source;  $T_{amb}$  = 25 °C;  $V_{DS}$  = 5 V;  $V_{G2-S}$  = 4 V;  $I_D$  = 10 mA; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
lyfs	forward transfer admittance	pulsed; T <sub>j</sub> = 25 °C	22	25	30	mS
C <sub>ig1-s</sub>	input capacitance at gate 1	f = 1 MHz	-	2.2	2.6	pF
C <sub>ig2-s</sub>	input capacitance at gate 2	f = 1 MHz	1	1.5	2	pF
Cos	drain-source capacitance	f = 1 MHz	1	1.3	1.6	pF
C <sub>rs</sub>	reverse transfer capacitance	f = 1 MHz	_	25	35	fF
F	noise figure	$f = 200 \text{ MHz}; G_S = 2 \text{ mS}; B_S = B_{Sopt}$	_	1	1.5	dB
		$f = 800 \text{ MHz}$ ; $G_S = G_{Sopt}$ ; $B_S = B_{Sopt}$		2	2.8	dB

1995 Apr 25

BF904; BF904R




Fig.4 Transfer admittance as a function of the junction temperature; typical values.






Fig.5 Typical gain reduction as a function of the AGC voltage.



$$\begin{split} V_{DS} = 5 \text{ V; } V_{GG} = 5 \text{ V; } f_w = 50 \text{ MHz.} \\ f_{unw} = 60 \text{ MHz; } T_{amb} = 25 \text{ °C; } R_{G1} = 120 \text{ k}\Omega. \end{split}$$


Fig.6 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.20.



 $V_{DS} = 5 \text{ V}.$  $T_i = 25 \text{ °C}.$ 


Fig.7 Transfer characteristics; typical values.


# BF904; BF904R




150 .∤ 3.5 V I<sub>G1</sub> (µA) 3 V 100 2.5 V 50 2 V 0 1.5 2.0 V<sub>G1-S</sub>(V)  $V_{DS} = 5 V$ .  $T_j = 25$  °C. Fig.9 Gate 1 current as a function of gate 1 voltage; typical values.

Fig.8 Output characteristics; typical values.






BF904; BF904R




$$\begin{split} V_{DS} &= 5 \text{ V; } V_{G2\text{-S}} = 4 \text{ V.} \\ R_{G1} &= 120 \text{ k}\Omega \text{ (connected to } V_{GG}); T_j = 25 \text{ °C.} \end{split}$$

Fig.12 Drain current as a function of gate 1 supply voltage (= V<sub>GG</sub>); typical values; see Fig.20.



 $V_{DS}$  = 5 V;  $V_{G2-S}$  = 4 V. R<sub>G1</sub> connected to  $V_{GG}$ ;  $T_j$  = 25 °C.


Fig.13 Drain current as a function of gate 1 (= V<sub>GG</sub>) and drain supply voltage; typical values; see Fig.20.



 $V_{DS} = 5 \text{ V}$ ;  $T_j = 25 \,^{\circ}\text{C}$ .

 $R_{G1} = 120 \text{ k}\Omega$  (connected to  $V_{GG}$ ).

Fig.14 Drain current as a function of gate 2 voltage; typical values; see Fig.20.



 $V_{DS} = 5 \text{ V}; T_j = 25 ^{\circ}\text{C}.$ 

 $R_{G1} = 120 \text{ k}\Omega$  (connected to  $V_{GG}$ ).

Fig.15 Gate 1 current as a function of gate 2 voltage; typical values; see Fig.20.

Philips Semiconductors Product specification

# N-channel dual gate MOS-FETs

BF904; BF904R




Fig.16 Input admittance as a function of frequency; typical values.







Fig.17 Reverse transfer admittance and phase as a function of frequency; typical values.





# BF904; BF904R



BF904; BF904R

**Table 1** Scattering parameters:  $V_{DS} = 5 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ 

f	S <sub>11</sub>		s <sub>21</sub>		s <sub>12</sub>		s <sub>22</sub>		
(MHz)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	
40	0.989	-3.4	2.420	175.7	0.000	79.9	0.993	-1.6	
100	0.985	-8.3	2.414	169.1	0.001	78.3	0.992	-3.9	
200	0.976	-16.4	2.368	158.8	0.003	80.3	0.987	7.8	
300	0.958	-24.1	2.301	148.5	0.004	73.7	0.980	-11.4	
400	0.942	-32.0	2.251	138.8	0.005	70.7	0.974	-15.2	
500	0.918	-39.3	2.170	129.5	0.005	67.2	0.966	-18.7	
600	0.899	-46.0	2.080	120.7	0.005	67.8	0.958	-22.2	
700	0.876	-52.6	2.001	112.1	0.005	68.6	0.951	-25.5	
800	0.852	-58.8	1.924	103.2	0.005	72.9	0.944	-28.9	
900	0.823	-64.9	1.829	94.7	0.005	78.7	0.937	-32.1	
1000	0.800	-70.9	1.747	86.5	0.005	88.3	0.933	-35.2	
1200	0.750	-82.4	1.621	70.7	0.005	120.5	0.928	-41.7	
1400	0.719	-92.7	1.535	54.6	0.008	139.8	0.930	-48.4	
1600	0.682	-102.5	1.424	39.4	0.010	137.8	0.924	-54.9	
1800	0.642	-109.8	1.349	22.5	0.013	156.8	0.928	-62.9	
2000	0.602	-116.5	1.283	1.1	0.018	175.1	0.928	-73.1	
2200	0.547	-124.9	1.130	-15.1	0.014	172.6	0.887	-81.0	
2400	0.596	-128.7	1.018	-49.1	0.040	-163.9	0.837	-95.8	
2600	0.682	-132.6	0.979	-79.4	0.077	-164.0	0.778	-109.6	
2800	0.771	-142.5	0.804	-116.2	0.120	178.8	0.629	-119.5	
3000	0.793	-157.5	0.541	-153.5	0.149	158.3	0.479	-119.9	

**Table 2** Noise data:  $V_{DS} = 5 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ 

f	F <sub>min</sub>	$\Gamma_{c}$	ppt	_
(MHz)	(dB)	(ratio)	(deg)	rn
800	2.00	0.686	49.6	50.40

158

# BF904WR

#### **FEATURES**

- · Specially designed for use at 5 V supply voltage
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- · Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.

### **APPLICATIONS**

 VHF and UHF applications with 3 to 7 V supply voltage such as television tuners and professional communications equipment.

#### DESCRIPTION


Enhancement type field-effect transistor in a plastic microminiature SOT343R package. The transistor consists of an amplifier MOS-FET with source and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.

CΔ	171	$\sim$	u

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

#### **PINNING**

PIN	SYMBOL	DESCRIPTION			
1	s, b	source			
2	d	drain			
3	92	gate 2			
4	g <sub>1</sub>	gate 1			



### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	-	7	V
I <sub>D</sub>	drain current		-	_	30	mA
P <sub>tot</sub>	total power dissipation		_	_	280	mW
Tj	operating junction temperature		-	_	150	°C
y <sub>fs</sub>	forward transfer admittance		22	25	30	mS
C <sub>ig1-s</sub>	input capacitance at gate 1		_	2.2	2.6	pF
C <sub>rs</sub>	reverse transfer capacitance	f = 1 MHz	_	25	35	fF
F	noise figure	f = 800 MHz	-	2	-	dB

BF904WR


# **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	7	V
I <sub>D</sub>	drain current		]-	30	mA
I <sub>G1</sub>	gate 1 current		-	±10	mA
I <sub>G2</sub>	gate 2 current		-	±10	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 50 °C; see Fig.2; note 1	-	280	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		_	+150	°C

### Note

1. Device mounted on a printed-circuit board.



BF904WR

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient	note 1	350	K/W
R <sub>th j-s</sub>	thermal resistance from junction to soldering point	T <sub>s</sub> = 91 °C; note 2	210	K/W

### **Notes**

- 1. Device mounted on a printed-circuit board.
- 2. T<sub>s</sub> is the temperature at the soldering point of the source lead.

### STATIC CHARACTERISTICS

T<sub>i</sub> = 25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>(BR)G1-SS</sub>	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$ ; $I_{G1-S} = 10 \text{ mA}$	6	15	٧
V <sub>(BR)G2-SS</sub>	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$ ; $I_{G2-S} = 10 \text{ mA}$	6	15	٧
V <sub>(F)S-G1</sub>	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$ ; $I_{S-G1} = 10 \text{ mA}$	0.5	1.5	٧
V <sub>(F)S-G2</sub>	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$ ; $I_{S-G2} = 10 \text{ mA}$	0.5	1.5	٧
V <sub>G1-S(th)</sub>	gate 1-source threshold voltage	$V_{G2-S} = 4V$ ; $V_{DS} = 5 V$ ; $I_D = 20 \mu A$	0.3	1	٧
V <sub>G2-S(th)</sub>	gate 2-source threshold voltage	$V_{G1-S} = V_{DS} = 5 \text{ V}; I_D = 20 \mu\text{A}$	0.3	1.2	٧
I <sub>DSX</sub>	drain-source current	$V_{G2-S} = 4 \text{ V}; V_{DS} = 5 \text{ V}; R_{G1} = 120 \text{ k}\Omega;$ note 1	8	13	mA
I <sub>G1-SS</sub>	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0; V_{G1-S} = 5 \text{ V}$	-	50	nA
I <sub>G2-SS</sub>	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0; V_{G2-S} = 5 \text{ V}$	-	50	nA

### Note

1.  $R_G$  connects gate 1 to  $V_{GG} = 5 V$ .

### **DYNAMIC CHARACTERISTICS**

Common source;  $T_{amb}$  = 25 °C;  $V_{DS}$  = 5 V;  $V_{G2-S}$  = 4 V;  $I_D$  = 10 mA; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
y <sub>fs</sub>	forward transfer admittance	pulsed; T <sub>j</sub> = 25 °C	22	25	30	mS
C <sub>ig1-s</sub>	input capacitance at gate 1	f = 1 MHz	-	2.2	2.6	pF
C <sub>ig2-s</sub>	input capacitance at gate 2	f = 1 MHz	1	1.5	2	pF
Cos	drain-source capacitance	f = 1 MHz	1	1.3	1.6	pF
C <sub>rs</sub>	reverse transfer capacitance	f = 1 MHz	-	25	35	fF
F	noise figure	$f = 200 \text{ MHz}$ ; $G_S = 2 \text{ mS}$ ; $B_S = B_{Sopt}$		1	1.5	dB
		$f = 800 \text{ MHz}$ ; $G_S = G_{Sopt}$ ; $B_S = B_{Sopt}$	_	2	2.8	dB

Philips Semiconductors Product specification

# N-channel dual-gate MOS-FET

# BF904WR

1.5 V

2.0

V<sub>G1-S</sub>(V)





Fig.3 Forward transfer admittance as a function of junction temperature; typical values.






Fig.5 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.19.

 $f_{unw}$  = 60 MHz;  $T_{amb}$  = 25 °C;  $R_{G1}$  = 120 k $\Omega$ .

Fig.6 Transfer characteristics; typical values.

8.0

1.2

1.6

V<sub>DS</sub> = 5 V. T<sub>i</sub> = 25 °C.

20


15


10


5


ID

(mA)










Philips Semiconductors Product specification


# N-channel dual-gate MOS-FET

# BF904WR




 $V_{DS} = 5 \text{ V; } V_{G2\text{-}S} = 4 \text{ V.}$   $R_{G1} = 120 \text{ k}\Omega \text{ (connected to } V_{GG}); T_j = 25 \text{ °C.}$ 

Fig.11 Drain current as a function of gate 1 supply voltage (= V<sub>GG</sub>); typical values; see Fig.19.




 $V_{G2-S} = 4 \text{ V}.$   $R_{G1}$  connected to  $V_{GG}$ ;  $T_j = 25 \text{ °C}.$ 

Fig.12 Drain current as a function of gate 1  $(= V_{GG})$  and drain supply voltage; typical values; see Fig.19.



 $V_{DS} = 5 \text{ V; } T_j = 25 \text{ °C}.$   $R_G = 120 \text{ k}\Omega \text{ (connected to V}_{GG}\text{)}.$ 

Fig. 13 Drain current as a function of gate 2 voltage; typical values; see Fig. 19.



 $V_{DS}$  = 5 V;  $T_j$  = 25 °C.  $R_G$  = 120 k $\Omega$  (connected to  $V_{GG}$ ).

Fig.14 Gate 1 current as a function of gate 2 voltage; typical values; see Fig.19.

Philips Semiconductors Product specification

# N-channel dual-gate MOS-FET




Fig.15 Input admittance as a function of frequency; typical values.







Fig.16 Reverse transfer admittance and phase as a function of frequency; typical values.







**Table 1** Scattering parameters:  $V_{DS} = 5 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ 

	S <sub>11</sub>	S <sub>11</sub> S <sub>21</sub>		s <sub>12</sub>		s <sub>22</sub>		
(MHz)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
40	0.989	-3.4	2.420	175.7	0.000	79.9	0.993	-1.6
100	0.985	-8.3	2.414	169.1	0.001	78.3	0.992	-3.9
200	0.976	-16.4	2.368	158.8	0.003	80.3	0.987	-7.8
300	0.958	-24.1	2.301	148.5	0.004	73.7	0.980	-11.4
400	0.942	-32.0	2.251	138.8	0.005	70.7	0.974	-15.2
500	0.918	-39.3	2.170	129.5	0.005	67.2	0.966	-18.7
600	0.899	-46.0	2.080	120.7	0.005	67.8	0.958	-22.2
700	0.876	-52.6	2.001	112.1	0.005	68.6	0.951	-25.5
800	0.852	-58.8	1.924	103.2	0.005	72.9	0.944	-28.9
900	0.823	-64.9	1.829	94.7	0.005	78.7	0.937	-32.1
1000	0.800	-70.9	1.747	86.5	0.005	88.3	0.933	-35.2
1200	0.750	-82.4	1.621	70.7	0.005	120.5	0.928	-41.7
1400	0.719	-92.7	1.535	54.6	0.008	139.8	0.930	-48.4
1600	0.682	-102.5	1.424	39.4	0.010	137.8	0.924	-54.9
1800	0.642	-109.8	1.349	22.5	0.013	156.8	0.928	-62.9
2000	0.602	-116.5	1.283	1.1	0.018	175.1	0.928	-73.1
2200	0.547	-124.9	1.130	-15.1	0.014	172.6	0.887	-81.0
2400	0.596	-128.7	1.018	-49.1	0.040	-163.9	0.837	-95.8
2600	0.682	-132.6	0.979	-79.4	0.077	-164.0	0.778	-109.6
2800	0.771	-142.5	0.804	-116.2	0.120	178.8	0.629	-119.5
3000	0.793	-157.5	0.541	-153.5	0.149	158.3	0.479	-119.9

**Table 2** Noise data:  $V_{DS} = 5 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ 

f	F <sub>min</sub>	Γ	opt	_
(MHz)	(dB)	(ratio)	(deg)	'n
800	2.00	.686	49.6	50.40

# BF908; BF908R

### **FEATURES**

- High IY<sub>fs</sub>I dual gate MOS-FET
- Short channel transistor with high  $IY_{fs}I: C_{fs}$  ratio
- Low noise gain-controlled amplifier to 1 GHz

### **DESCRIPTION**


Depletion type field-effect transistors in plastic microminiature SOT143 and SOT143R envelopes. They are intended for UHF and VHF applications with 12 V supply voltage such as television tuners and professional communications equipment. These transistors are protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### **PINNING**

PIN	DESCRIPTION			
1	source			
2	drain			
3	gate 2			
4	gate 1			


### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage	_	-	12	٧
I <sub>D</sub>	drain current	_	_	40	mA
P <sub>tot</sub>	total power dissipation	-	_	200	mW
Tj	junction temperature	-	-	150	°C
IY <sub>fs</sub> I	transfer admittance	36	43	50	mS
C <sub>ig1-s</sub>	input capacitance at gate 1	2.4	3.1	4	fF
C <sub>rs</sub>	feedback capacitance	20	30	45	pF
F	noise figure at 800 MHz	-	1.5	2.5	dB



CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static charge during transport and handling.



April 1995 168

BF908; BF908R

### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		1-	12	٧
I <sub>D</sub>	DC drain current		T-	40	mA
±l <sub>G1-S</sub>	gate 1-source current		_	10	mA
±I <sub>G2-S</sub>	gate 2-source current		_	10	mA
P <sub>tot</sub>	total power dissipation				
	BF908	up to T <sub>amb</sub> = 50 °C (note 1)		200	mW
	BF908R	up to T <sub>amb</sub> = 40 °C (note 1)	-	200	mW
T <sub>stg</sub>	storage temperature		-65	150	°C
T <sub>i</sub>	junction temperature		-	150	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient (note 1)	
	BF908	500 K/W
	BF908R	550 K/W

### Note

1. Device mounted on a printed-circuit board.



BF908; BF908R

# STATIC CHARACTERISTICS

T<sub>i</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
±1 <sub>G1-S</sub>	gate 1 cut-off current	$V_{G1-S} = 5 V;$ $V_{G2-S} = V_{DS} = 0$	_	_	50	nA
±I <sub>G2-S</sub>	gate 2 cut-off current	$V_{G2-S} = 5 V;$ $V_{G1-S} = V_{DS} = 0$	-	_	50	nA
V <sub>(BR)G1-S</sub>	gate 1-source breakdown voltage	I <sub>G1-S</sub> = 10 mA; V <sub>G2-S</sub> = V <sub>DS</sub> = 0	8	-	20	V
V <sub>(BR)G2-S</sub>	gate 2-source breakdown voltage	I <sub>G2-S</sub> = 10 mA; V <sub>G1-S</sub> = V <sub>DS</sub> = 0	8	-	20	V
-V <sub>(P)G1-S</sub>	gate 1-source cut-off voltage	$I_D = 20 \mu A; V_{DS} = 8 V;$ $V_{G2-S} = 4 V$	_	- 1	2	٧
-V <sub>(P)G2-S</sub>	gate 2-source cut-off voltage	$I_D = 20 \mu A; V_{DS} = 8 V;$ $V_{G1-S} = 4 V$	_	-	1.5	٧
I <sub>DSS</sub>	drain current	$V_{DS} = 8 \text{ V}; V_{G1-S} = 0; V_{G2-S} = 4 \text{ V}$	3	15	27	mA


### **DYNAMIC CHARACTERISTICS**

Measuring conditions (common source):  $I_D$  = 15 mA;  $V_{DS}$  = 8 V;  $V_{G2-S}$  = 4 V;  $T_{amb}$  = 25 °C.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
IY <sub>fs</sub> I	transfer admittance	pulsed; T <sub>j</sub> = 25 °C; f = 1 kHz	36	43	50	mS
C <sub>ig1-s</sub>	input capacitance at gate 1	f = 1 MHz	2.4	3.1	4	pF
C <sub>ig2-s</sub>	input capacitance at gate 2	f = 1 MHz	1.2	1.8	2.5	pF
C <sub>os</sub>	output capacitance	f = 1 MHz	1.2	1.7	2.2	pF
C <sub>rs</sub>	feedback capacitance	f = 1 MHz	20	30	45	fF
F	noise figure	$f = 200 \text{ MHz}; G_S = 2 \text{ mS}; $ $B_S = B_{Sopt.}$		0.6	1.2	dB
		$f = 800 \text{ MHz}; G_S = G_{Sopt};$ $B_S = B_{Sopt.}$		1.5	2.5	dB


April 1995 170

BF908; BF908R




 $V_{DS} = 8 \text{ V; } T_j = 25 \text{ }^{\circ}\text{C}.$ 

Fig.4 Typical transfer characteristics.



 $V_{G2-S} = 4 \text{ V}; T_j = 25 \text{ °C}.$ 

Fig.5 Typical output characteristics.



 $V_{DS} = 8 \text{ V}; T_{j} = 25 \text{ }^{\circ}\text{C}.$ 

Fig.6 Transfer admittance as a function of drain current, typical values.




Fig.7 Transfer admittance as a function of junction temperature, typical values.

BF908; BF908R

Table 1 Scattering parameters.

 $I_D = 10$  mA;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $T_{amb} = 25$  °C.

	S <sub>11</sub>		S	21	S	12	S	22
(MHz)	MAG. (RAT)	ANG. (DEG)	MAG. (RAT)	ANG. (DEG)	MAG. (RAT)	ANG. (DEG)	MAG. (RAT)	ANG. (DEG)
50	0.998	-5.1	3.537	173.5	0.001	98.2	0.996	-2.4
100	0.994	-10.4	3.502	167.7	0.001	88.8	0.994	-4.9
200	0.979	-20.8	3.450	154.9	0.003	74.6	0.987	-9.5
300	0.962	-30.3	3.318	143.7	0.004	69.5	0.983	-13.9
400	0.939	-40.1	3.234	131.9	0.005	65.6	0.980	-18.5
500	0.914	-49.1	3.093	120.7	0.006	64.4	0.974	-22.8
600	0.892	-57.1	2.912	111.1	0.005	63.1	0.969	-27.0
700	0.865	-64.4	2.774	101.0	0.005	65.2	0.966	-31.2
800	0.837	-71.6	2.616	91.4	0.004	70.8	0.965	-35.4
900	0.811	-78.1	2.479	81.9	0.004	87.4	0.965	-39.4
1000	0.785	-84.5	2.329	72.5	0.003	108.0	0.966	-43.7

Table 2 Noise data.

 $\rm I_D=10~mA;~V_{DS}=8~V;~V_{G2\text{-}S}=4~V;~T_{amb}=25~^{\circ}C.$ 

f	F <sub>min</sub>	$\Gamma_{opt}$		
(MHz)	(dB)	(RAT)	(DEG)	r <sub>n</sub>
800	1.50	0.720	56.7	0.580

April 1995 172

BF908; BF908R

Table 3 Scattering parameters.

 $I_D = 15$  mA;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $T_{amb} = 25$  °C.

	S <sub>11</sub>		S	21	S	12	S	22
(MHz)	MAG. (RAT)	ANG. (DEG)	MAG. (RAT)	ANG. (DEG)	MAG. (RAT)	ANG. (DEG)	MAG. (RAT)	ANG. (DEG)
50	0.998	-5.3	3.983	173.4	0.001	95.5	0.994	-2.4
100	0.994	-10.9	3.943	167.5	0.001	93.6	0.991	-5.0
200	0.976	-21.6	3.878	154.7	0.003	74.3	0.984	-9.7
300	0.957	-31.7	3.722	143.3	0.004	70.0	0.979	-14.2
400	0.934	-41.7	3.614	131.6	0.005	63.5	0.975	-18.8
500	0.907	-51.1	3.446	120.4	0.006	62.2	0.969	-23.2
600	0.885	-59.1	3.240	110.9	0.005	59.6	0.964	-27.4
700	0.851	-66.8	3.072	100.9	0.005	64.8	0.961	-31.6
800	0.826	-73.9	2.891	91.3	0.004	67.8	0.959	-35.9
900	0.797	-80.7	2.733	81.9	0.004	85.0	0.958	-40.0
1000	0.773	-87.0	2.569	72.8	0.004	102.9	0.958	-44.2

# Table 4 Noise data.

 $\rm I_D=15~mA;~V_{DS}=8~V;~V_{G2\text{-}S}=4~V;~T_{amb}=25~^{\circ}C.$ 

f	F <sub>min</sub>	Γ	$\Gamma_{opt}$	
(MHz)	(dB)	(RAT)	(DEG)	rn
800	1.50	0.700	59.2	0.520

# BF908WR

### **FEATURES**

- · High forward transfer admittance
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz.

#### **APPLICATIONS**

 VHF and UHF applications with 12 V supply voltage, such as television tuners and professional communications equipment.

### **DESCRIPTION**


Depletion type field effect transistor in a plastic microminiature SOT343R package. The transistor is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

#### CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

#### **PINNING**

PIN	SYMBOL.	DESCRIPTION
1	s, b	source
2	d	drain
3	<b>g</b> <sub>2</sub>	gate 2
4	g <sub>1</sub>	gate 1



#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	_	12	٧
I <sub>D</sub>	drain current		_	T-	40	mA
P <sub>tot</sub>	total power dissipation		_	-	300	mW
Tj	operating junction temperature		_	-	150	°C
y <sub>fs</sub>	forward transfer admittance		36	43	50	mS
C <sub>ig1-s</sub>	input capacitance at gate 1		2.4	3.1	4	pF
C <sub>rs</sub>	reverse transfer capacitance	f = 1 MHz	20	30	45	fF
F	noise figure	f = 800 MHz	<b>I</b> -	1.5	2.5	dB

BF908WR


### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		T-	12	V
$I_D$	drain current		_	40	mA
l <sub>G1</sub>	gate 1 current		_	±10	mA
I <sub>G2</sub>	gate 2 current		-	±10	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 45 °C; see Fig.2; note 1	-	300	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		_	+150	°C

### Note

1. Device mounted on a printed-circuit board.



BF908WR

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT	
R <sub>th j-a</sub>	thermal resistance from junction to ambient	note 1	350	K/W	
R <sub>th j-s</sub>	thermal resistance from junction to soldering point	T <sub>s</sub> = 87 °C; note 2	210	K/W	

### Notes

- 1. Device mounted on a printed-circuit board.
- 2.  $T_{\text{s}}$  is the temperature at the soldering point of the source lead.

### STATIC CHARACTERISTICS

 $T_j$  = 25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)G1-SS</sub>	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$ ; $I_{G1-S} = 10 \text{ mA}$	8	_	20	٧
V <sub>(BR)G2-SS</sub>	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$ ; $I_{G2-S} = 10 \text{ mA}$	8	_	20	٧
V <sub>(P)G1-S</sub>	gate 1-source cut-off voltage	$V_{G2-S} = 4 \text{ V}; V_{DS} = 8 \text{ V}; I_D = 20 \mu\text{A}$	-		-2	٧
V <sub>(P)G2-S</sub>	gate 2-source cut-off voltage	$V_{G1-S} = 4 \text{ V}; V_{DS} = 8 \text{ V}; I_D = 20 \mu\text{A}$	-	_	-1.5	V
I <sub>DSS</sub>	drain-source current	$V_{G2-S} = 4 \text{ V}; V_{DS} = 8 \text{ V}; V_{G1-S} = 0$	3	15	27	mA
I <sub>G1-SS</sub>	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0; V_{G1-S} = 5 \text{ V}$	_	_	50	nA
I <sub>G2-SS</sub>	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0; V_{G2-S} = 5 \text{ V}$	_	-	50	nA


### **DYNAMIC CHARACTERISTICS**


Common source;  $T_{amb}$  = 25 °C;  $V_{DS}$  = 8 V;  $V_{G2-S}$  = 4 V;  $I_D$  = 15 mA; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
y <sub>fs</sub>	forward transfer admittance	pulsed; T <sub>j</sub> = 25 °C	36	43	50	mS
C <sub>ig1-s</sub>	input capacitance at gate 1	f = 1 MHz	2.4	3.1	4	pF
C <sub>ig2-s</sub>	input capacitance at gate 2	f = 1 MHz	1.2	1.8	2.5	pF
Cos	drain-source capacitance	f = 1 MHz	1.2	1.7	2.2	pF
C <sub>rs</sub>	reverse transfer capacitance	f = 1 MHz	20	30	45	fF
F	noise figure	$f = 200 \text{ MHz}; G_S = 2 \text{ mS}; B_S = B_{Sopt}$	_	0.6	1.2	dB
		$f = 800 \text{ MHz}$ ; $G_S = G_{Sopt}$ ; $B_S = B_{Sopt}$	-	1.5	2.5	dB


1995 Apr 25 176

# BF908WR









# BF909; BF909R

#### **FEATURES**


- · Specially designed for use at 5 V supply voltage
- · High forward transfer admittance
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.

### **APPLICATIONS**

 VHF and UHF applications with 3 to 7 V supply voltage such as television tuners and professional communications equipment.

#### DESCRIPTION

Enhancement type field-effect transistor in a plastic microminiature SOT143 or SOT143R package. The




# transistor consists of an amplifier MOS-FET with source and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.

#### CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

#### **PINNING**

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	<b>g</b> <sub>2</sub>	gate 2
4	g <sub>1</sub>	gate 1



#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	-	7	٧
I <sub>D</sub>	drain current		_	<b> </b> -	40	mA
P <sub>tot</sub>	total power dissipation		_	-	200	mW
Tj	operating junction temperature		_	-	150	°C
y <sub>fs</sub>	forward transfer admittance		36	43	50	mS
C <sub>ig1-s</sub>	input capacitance at gate 1		_	3.6	4.3	pF
C <sub>rs</sub>	reverse transfer capacitance	f = 1 MHz	<u> </u>	35	50	fF
F	noise figure	f = 800 MHz	-	2	2.8	dB

BF909; BF909R


### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	7	V
ID	drain current		-	40	mA
l <sub>G1</sub>	gate 1 current		_	±10	mA
I <sub>G2</sub>	gate 2 current		_	±10	mA
P <sub>tot</sub>	total power dissipation	see Fig.3			
	BF909	up to T <sub>amb</sub> = 50 °C; note 1	-	200	mW
	BF909R	up to T <sub>amb</sub> = 40 °C; note 1	-	200	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		_	150	°C

### Note

1. Device mounted on a printed-circuit board.



BF909; BF909R

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient	note 1		
	BF909		500	K/W
	BF909R		550	K/W
R <sub>th j-s</sub>	thermal resistance from junction to soldering point	note 2		
	BF909	T <sub>s</sub> = 92 °C	290	K/W
	BF909R	T <sub>s</sub> = 78 °C	360	K/W

### Notes

- 1. Device mounted on a printed-circuit board.
- 2.  $T_s$  is the temperature at the soldering point of the source lead.

### STATIC CHARACTERISTICS

 $T_j = 25$  °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>(BR)G1-SS</sub>	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$ ; $I_{G1-S} = 10 \text{ mA}$	6	15	V
V <sub>(BR)G2-SS</sub>	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$ ; $I_{G2-S} = 10 \text{ mA}$	6	15	V
V <sub>(F)S-G1</sub>	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$ ; $I_{S-G1} = 10 \text{ mA}$	0.5	1.5	٧
V <sub>(F)S-G2</sub>	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$ ; $I_{S-G2} = 10 \text{ mA}$	0.5	1.5	V
V <sub>G1-S(th)</sub>	gate 1-source threshold voltage	$V_{G2-S} = 4 \text{ V}; V_{DS} = 5 \text{ V};$ $I_D = 20 \mu\text{A}$	0.3	1	V
V <sub>G2-S(th)</sub>	gate 2-source threshold voltage	$V_{G1-S} = V_{DS} = 5 \text{ V}; I_D = 20 \mu\text{A}$	0.3	1.2	V
I <sub>DSX</sub>	drain-source current	$V_{G2-S} = 4 \text{ V}; V_{DS} = 5 \text{ V};$ $R_{G1} = 120 \text{ k}\Omega; \text{ note 1}$	12	20	mA
I <sub>G1-SS</sub>	gate 1 cut-off current	$V_{G1-S} = 5 \text{ V}; V_{G2-S} = V_{DS} = 0$	T-	50	nA
I <sub>G2-SS</sub>	gate 2 cut-off current	$V_{G2-S} = 5 \text{ V}; V_{G1-S} = V_{DS} = 0$	-	50	nA

#### Note

1.  $R_{G1}$  connects gate 1 to  $V_{GG} = 5$  V; see Fig.18.

### **DYNAMIC CHARACTERISTICS**


Common source;  $T_{amb}$  = 25 °C;  $V_{DS}$  = 5 V;  $V_{G2-S}$  = 4 V;  $I_D$  = 15 mA; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
ly <sub>fs</sub> l	forward transfer admittance	pulsed; T <sub>j</sub> = 25 °C	36	43	50	mS
C <sub>ig1-s</sub>	input capacitance at gate 1	f = 1 MHz	_	3.6	4.3	pF
C <sub>ig2-s</sub>	input capacitance at gate 2	f = 1 MHz	_	2.3	3	pF
Cos	drain-source capacitance	f = 1 MHz	-	2.3	3	pF
C <sub>rs</sub>	reverse transfer capacitance	f = 1 MHz	_	35	50	fF
F	noise figure	$f = 800 \text{ MHz}$ ; $G_S = G_{Sopt}$ ; $B_S = B_{Sopt}$		2	2.8	dB


Philips Semiconductors Product specification


# N-channel dual gate MOS-FETs

# BF909; BF909R









Product specification

# N-channel dual gate MOS-FETs

# BF909; BF909R




Fig.8 Forward transfer admittance as a function of drain current; typical values.






Fig.9 Drain current as a function of gate 1 current; typical values.



$$\begin{split} V_{DS} = 5 \text{ V; } V_{G2\text{-S}} = 4 \text{ V.} \\ R_{G1} = 120 \text{ k}\Omega \text{ (connected to } V_{GG}); T_j = 25 \text{ °C.} \end{split}$$


Fig.10 Drain current as a function of gate 1 supply voltage (= V<sub>GG</sub>); typical values; see Fig.18.



 $V_{G2-S} = 4 \text{ V}$ .  $R_{G1}$  connected to  $V_{GG}$ ;  $T_j = 25 \text{ °C}$ .


Fig.11 Drain current as a function of gate 1 (= V<sub>GG</sub>) and drain supply voltage; typical values; see Fig.18.

# BF909; BF909R




 $V_{DS} = 5 \text{ V}; T_j = 25 \text{ °C}.$   $R_{G1} = 120 \text{ k}\Omega \text{ (connected to } V_{GG}).$ 

Fig. 12 Drain current as a function of gate 2 voltage; typical values; see Fig. 18.




 $V_{DS}$  = 5 V;  $T_j$  = 25 °C.  $R_{G1}$  = 120 k $\Omega$  (connected to  $V_{GG}$ ).

Fig.13 Gate 1 current as a function of gate 2 voltage; typical values; see Fig.18.



 $V_{DS} = 5 \text{ V}; V_{G2} = 4 \text{ V}.$  $I_D = 15 \text{ mA}; T_{amb} = 25 ^{\circ}\text{C}.$ 

Fig. 14 Input admittance as a function of frequency; typical values.



 $V_{DS} = 5 \text{ V}; V_{G2} = 4 \text{ V}.$  $I_D = 15 \text{ mA}; T_{amb} = 25 ^{\circ}\text{C}.$ 

Fig.15 Reverse transfer admittance and phase as a function of frequency; typical values.

Philips Semiconductors Product specification

# N-channel dual gate MOS-FETs

# BF909; BF909R






Fig.16 Forward transfer admittance and phase as a function of frequency; typical values.





BF909; BF909R

Table 1 Scattering parameters:  $T_{amb}$  = 25 °C;  $V_{DS}$  = 5 V;  $V_{G2-S}$  = 4 V;  $I_D$  = 15 mA

f	s <sub>11</sub>		S <sub>21</sub>	s <sub>21</sub>		s <sub>12</sub>		
(MHz)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.985	-6.4	4.064	172.3	0.001	86.9	0.985	-3.2
100	0.978	-12.6	3.997	164.9	0.002	82.7	0.982	-6.4
200	0.957	-25.0	3.886	150.8	0.005	74.3	0.973	-12.6
300	0.931	-36.5	3.682	137.3	0.006	68.9	0.960	-18.6
400	0.899	-47.6	3.484	123.8	0.007	59.6	0.947	-24.2
500	0.868	-57.4	3.260	111.7	0.007	57.9	0.936	-29.6
600	0.848	-66.6	3.053	101.0	0.006	58.5	0.927	-34.8
700	0.816	-74.6	2.829	90.3	0.005	65.5	0.919	-39.8
800	0.792	-82.2	2.652	79.9	0.005	83.3	0.913	-44.6
900	0.772	-89,3	2.470	69.5	0.005	114.9	0.910	-49.5
1000	0.754	-95.6	2.328	59.5	0.006	138.7	0.909	-54.6

**Table 2** Noise data:  $T_{amb}$  = 25 °C;  $V_{DS}$  = 5 V;  $V_{G2-S}$  = 4 V;  $I_D$  = 15 mA

f .	F <sub>min</sub>	$\Gamma_{opt}$		_
(MHz)	(dB)	(ratio)	(deg)	r <sub>n</sub>
800	2.00	0.603	67.71	0.581

## BF909WR

#### **FEATURES**

- · Specially designed for use at 5 V supply voltage
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- · Low noise gain controlled amplifier up to 1 GHz
- · Superior cross-modulation performance during AGC.

### **APPLICATIONS**

 VHF and UHF applications with 3 to 7 V supply voltage such as television tuners and professional communications equipment.

#### DESCRIPTION


Enhancement type field-effect transistor in a plastic microminiature SOT343R package. The transistor consists of an amplifier MOS-FET with source and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.

	IT	

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

### **PINNING**

PIN	SYMBOL	DESCRIPTION		
1 1	s, b	source		
2	d	drain		
3	<b>g</b> <sub>2</sub>	gate 2		
4	<b>9</b> 1	gate 1		



### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	-	7	٧
I <sub>D</sub>	drain current		-	]-	40	mA
P <sub>tot</sub>	total power dissipation		]-	]-	280	mW
Tj	operating junction temperature		<b>I</b> -	_	150	°C
y <sub>fs</sub>	forward transfer admittance		36	43	50	mS
C <sub>ig1-s</sub>	input capacitance at gate 1		_	3.6	4.3	pF
C <sub>rs</sub>	reverse transfer capacitance	f = 1 MHz	T-	30	50	fF
F	noise figure	f = 800 MHz	_	2	2.8	dB

BF909WR


### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	7	V
I <sub>D</sub>	drain current		-	40	mA
l <sub>G1</sub>	gate 1 current		-	±10	mA
I <sub>G2</sub>	gate 2 current		_	±10	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 50 °C; see Fig.2; note 1	-	280	mW
T <sub>stg</sub>	storage temperature range		-65	+150	°C
Tj	operating junction temperature		_	+150	°C

### Note

1. Device mounted on a printed-circuit board.



Philips Semiconductors Product specification

# N-channel dual-gate MOS-FET

BF909WR

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient	note 1	350	K/W
R <sub>th j-s</sub>	thermal resistance from junction to soldering point	T <sub>s</sub> = 91 °C; note 2	210	K/W

#### **Notes**

- 1. Device mounted on a printed-circuit board.
- 2.  $T_s$  is the temperature at the soldering point of the source lead.

### STATIC CHARACTERISTICS

T<sub>i</sub> = 25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>(BR)G1-SS</sub>	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$ ; $I_{G1-S} = 10 \text{ mA}$	6	15	٧
V <sub>(BR)G2-SS</sub>	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$ ; $I_{G2-S} = 10 \text{ mA}$	6	15	٧
V <sub>(F)S-G1</sub>	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$ ; $I_{S-G1} = 10 \text{ mA}$	0.5	1.5	٧
V <sub>(F)S-G2</sub>	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$ ; $I_{S-G2} = 10 \text{ mA}$	0.5	1.5	٧
V <sub>G1-S(th)</sub>	gate 1-source threshold voltage	$V_{G2-S} = 4 \text{ V}; V_{DS} = 5 \text{ V}; I_D = 20 \mu\text{A}$	0.3	1	٧
V <sub>G2-S(th)</sub>	gate 2-source threshold voltage	$V_{G1-S} = V_{DS} = 5 \text{ V}; I_D = 20 \mu\text{A}$	0.3	1.2	٧
I <sub>DSX</sub>	drain-source current	$V_{G2-S} = 4 \text{ V}; V_{DS} = 5 \text{ V}; R_{G1} = 120 \text{ k}\Omega;$ note 1	12	20	mA
I <sub>G1-SS</sub>	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0; V_{G1-S} = 5 \text{ V}$	-	50	nA
I <sub>G2-SS</sub>	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0; V_{G2-S} = 5 \text{ V}$	-	50	nA

### Note

1.  $R_{G1}$  connects gate 1 to  $V_{GG} = 5 V$ .


### **DYNAMIC CHARACTERISTICS**

Common source;  $T_{amb}$  = 25 °C;  $V_{DS}$  = 5 V;  $V_{G2-S}$  = 4 V;  $I_D$  = 15 mA; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
y <sub>fs</sub>	forward transfer admittance	pulsed; T <sub>j</sub> = 25 °C	36	43	50	mS
C <sub>ig1-s</sub>	input capacitance at gate 1	f = 1 MHz	-	3.6	4.3	pF
C <sub>ig2-s</sub>	input capacitance at gate 2	f = 1 MHz	_	2.3	3	pF
Cos	drain-source capacitance	f = 1 MHz	-	2.3	3	pF
C <sub>rs</sub>	reverse transfer capacitance	f = 1 MHz	-	30	50	fF
F	noise figure	$f = 800 \text{ MHz}$ ; $G_S = G_{Sopt}$ ; $B_S = B_{Sopt}$	_	2	2.8	dB


1995 Apr 25 188

# BF909WR



 $V_{DS} = 5 \text{ V}; V_{GG} = 5 \text{ V}; f_w = 50 \text{ MHz}.$  $f_{unw} = 60 \text{ MHz}; T_{amb} = 25 \text{ °C}; R_{G1} = 120 \text{ k}\Omega.$ 

Fig.3 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.17.








Fig.5 Output characteristics; typical values.



Philips Semiconductors Product specification


# N-channel dual-gate MOS-FET

## BF909WR




 $V_{DS} = 5 \text{ V.}$  $T_i = 25 \,^{\circ}\text{C.}$ 

Fig.7 Forward transfer admittance as a function of drain current; typical values.



 $V_{DS} = 5 \text{ V}.$   $V_{G2-S} = 4 \text{ V}.$  $T_i = 25 \text{ °C}.$ 


Fig.8 Drain current as a function of gate 1 current; typical values.



 $R_{G1}$  = 120 kΩ (connected to  $V_{GG}$ );  $T_j$  = 25 °C. Fig.9 Drain current as a function of gate 1

 $V_{DS} = 5 \text{ V}; V_{G2-S} = 4 \text{ V}.$ 

supply voltage (= V<sub>GG</sub>); typical values; see Fig.17.



 $V_{DS}$  = 5 V;  $V_{G2-S}$  = 4 V.  $R_{G1}$  connected to  $V_{GG}$ ;  $T_i$  = 25 °C.

Fig.10 Drain current as a function of gate 1 (= V<sub>GG</sub>) and drain supply voltage; typical values; see Fig.17.

1995 Apr 25 190

# BF909WR






Fig.11 Drain current as a function of gate 2 voltage; typical values; see Fig.17.










Fig.13 Input admittance as a function of frequency; typical values.





a function of frequency; typical values.

# BF909WR



a function of frequency; typical values.





1995 Apr 25 192

BF909WR

**Table 1** Scattering parameters:  $V_{DS} = 5 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 15 \text{ mA}$ ;  $T_{amb} = 25 ^{\circ}\text{C}$ 

	s <sub>11</sub>		s <sub>21</sub>	S <sub>21</sub>			S <sub>22</sub>	
(MHz)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.985	-6.4	4.064	172.3	0.001	86.9	0.985	-3.2
100	0.978	-12.6	3.997	164.9	0.002	82.7	0.982	-6.4
200	0.957	-25.0	3.886	150.8	0.005	74.3	0.973	-12.6
300	0.931	-36.5	3.682	137.3	0.006	68.9	0.960	-18.6
400	0.899	-47.6	3.484	123.8	0.007	59.6	0.947	-24.2
500	0.868	-57.4	3.260	111.7	0.007	57.9	0.936	-29.6
600	0.848	-66.6	3.053	101.0	0.006	58.5	0.927	-34.8
700	0.816	-74.6	2.829	90.3	0.005	65.5	0.919	-39.8
800	0.792	-82.2	2.652	79.9	0.005	83.3	0.913	-44.6
900	0.772	-89.3	2.470	69.5	0.005	114.9	0.910	-49.5
1000	0.754	-95.6	2.328	59.5	0.006	138.7	0.909	-54.6

**Table 2** Noise data:  $V_{DS} = 5 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 15 \text{ mA}$ ;  $T_{amb} = 25 ^{\circ}\text{C}$ 

f	F <sub>min</sub>	F <sub>min</sub> (dB) Γ <sub>opt</sub> (deg)		_
(MHz)	(dB)			'n
800	2.00	0.603	67.71	0.581

## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected. This MOS-FET tetrode is intended for use in u.h.f. applications in television tuners. The device is also suitable for use in professional communication equipment,

The device is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA

Drain-source voltage	V <sub>DS</sub>	max.	20 V
Drain current	ΙD	max.	20 mA
Total power dissipation up to T <sub>amb</sub> = 60 °C	P <sub>tot</sub>	max.	200 mW
Junction temperature	Τj	max.	150 °C
Transfer admittance at f = 1 kHz $I_D = 7 \text{ mA}$ ; $V_{DS} = 10 \text{ V}$ ; + $V_{G2-S} = 4 \text{ V}$	lyfsl	typ.	12 mS
Input capacitance at gate 1; $f = 1$ MHz $I_D = 7$ mA; $V_{DS} = 10$ V; $+ V_{G2-S} = 4$ V	C <sub>ig1-s</sub>	typ.	1.8 pF
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 7 \text{ mA}$ ; $V_{DS} = 10 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$	C <sub>rs</sub>	typ.	25 fF
Noise figure at $G_S = 2$ mS; $B_S = B_S$ opt $I_D = 7$ mA; $V_{DS} = 10$ V; $+ V_{G2-S} = 4$ V; $f = 800$ MHz	F	typ.	2.8 dB

### **MECHANICAL DATA**

Fig.1 SOT143.

# Pinning: 0,150 1 = source 0,090 2 = drain 3 = qate 24 = gate 10,1 10° max máx 10° max \_1,1 \_ max

30°


max

See also Soldering recommendations.

### Dimensions in mm

# Marking code:

BF989 = MAp



TOP VIEW

### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

$v_{DS}$	max.	20 V
ID	max.	20 mA
±lG1-S	max.	10 mA
±IG2-S	max.	10 mA
P <sub>tot</sub>	max.	200 mW
T <sub>stg</sub>	-65 to	+ 150 °C
Ti	max.	150 °C
-		
	I <sub>D</sub> ±I <sub>G1-S</sub> ±I <sub>G2-S</sub> P <sub>tot</sub> T <sub>stg</sub>	$I_D$ max. $\pm I_{G1-S}$ max. $\pm I_{G2-S}$ max. $P_{tot}$ max. $T_{stg}$ $-65$ to

### THERMAL RESISTANCE

From junction to ambient in free air (note 1)  $R_{th j-a} = 460 \text{ K/W}$ 




Fig.2 Power derating curve.

### Note

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

## STATIC CHARACTERISTICS

 $T_i = 25$  °C unless otherwise specified

Gate	cut-off	currents
Jace	Cut-OII	Cullelle

Gate cut-off currents				
$\pm V_{G1-S} = 5 \text{ V}; V_{G2-S} = V_{DS} = 0$	±IG1-SS	max.	50	nΑ
$\pm V_{G2-S} = 5 V; V_{G1-S} = V_{DS} = 0$	±IG2-SS	max.	50	nΑ
Drain current				
$V_{DS} = 10 \text{ V}; V_{G1-S} = 0; + V_{G2-S} = 4 \text{ V}$	IDSS		2 to 20	mΑ
Gate-source breakdown voltages				
$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	±V(BR)G1-SS		6 to 20	V
$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	±V(BR)G2-SS		6 to 20	V
Gate-source cut-off voltages				
$I_D = 20 \mu A$ ; $V_{DS} = 10 V$ ; $+ V_{G2-S} = 4 V$	-V(P)G1-S	max.	2.7	V
$I_D = 20 \mu\text{A};  V_{DS} = 10 \text{V};  V_{G1-S} = 0$	-V(P)G2-S	max.	2.7	V

## **DYNAMIC CHARACTERISTICS**

Measuring conditions (common source):  $I_D = 7 \text{ mA}$ ;  $V_{DS} = 10 \text{ V}$ ;  $+ V_{G2-S} = 4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ 

Transfer admittance at f = 1 kHz	lyfsl	min. typ.	9.5 mS 12 mS
Input capacitance at gate 1; f = 1 MHz	C <sub>ig1-s</sub>	typ.	1.8 pF
Input capacitance at gate 2; f = 1 MHz	C <sub>ig2-s</sub>	typ.	1.0 pF
Feedback capacitance at f = 1 MHz	C <sub>rs</sub>	typ.	25 fF
Output capacitance at f = 1 MHz	Cos	typ.	0.9 pF
Noise figure at $G_S = 2$ mS; $B_S = B_S$ opt f = 200 MHz f = 800 MHz	F F	typ. typ.	1.6 dB 2.8 dB

# SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected, intended for UHF applications, such as UHF television tuners with 12 V supply voltage and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA


Drain-source voltage	V <sub>DS</sub>	max.	18 V	
Drain current	I <sub>D</sub>	max.	30 m	Α
Total power dissipation up to T <sub>amb</sub> = 60 °C	P <sub>tot</sub>	max.	200 m	W
Junction temperature	$T_{i}$	max.	150 °C	2
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 10 \text{ mA}$ ; $V_{DS} = 10 \text{ V}$ ; + $V_{G2-S} = 4 \text{ V}$	y <sub>fs</sub>	typ.	19 m	S
Input capacitance at gate; $f = 1 \text{ MHz}$ $I_D = 10 \text{ mA}$ ; $V_{DS} = 10 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$	C <sub>ig1-s</sub>	typ. max.	2.6 pF 3.0 pF	
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 10 \text{ mA}$ ; $V_{DS} = 10 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$	C <sub>rs</sub>	typ.	25 fF	
Noise figure at optimum source admittance	ors	typ.	25 11	
$I_D = 10 \text{ mA}; V_{DS} = 10 \text{ V}; + V_{G2-S} = 4 \text{ V}; f = 800 \text{ MHz}$	F	typ. max.	2.0 dE 3.0 dE	_

### **MECHANICAL DATA**

Fig.1 SOT143.

# Marking code BF990A = M87

Dimensions in mm



<u>≯</u> 10° max \_ 1,1 \_ max '3ò° max

3,0 В 2,8 1,9 = 0,2 M A B Α 2,5 máx 2 **⊕** 0,1**M** A B 0,88 - 0,1 0,48 0 7285014.7

See also Soldering recommendations.

TOP VIEW

### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$v_{DS}$	max.	18 V
Drain current	I <sub>D</sub>	max.	30 mA
Gate 1-source current	± IG1-S	max.	10 mA
Gate 2-source current	± IG2-S	max.	10 mA
Total power dissipation up to $T_{amb} = 60$ °C (note 1)	P <sub>tot</sub>	max.	200 mW
Storage temperature range	T <sub>stg</sub>	−65 to	+ 150 °C
Junction temperature	Τ <sub>j</sub>	max.	150 °C

### THERMAL RESISTANCE

From junction to ambient in free air (note 1)  $R_{th j-a} = 460 \text{ K/W}$ 




Fig.2 Power derating curve.

### Note

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

### STATIC CHARACTERISTICS

T<sub>i</sub> = 25 °C unless otherwise specified

## Gate cut-off currents

$$\pm V_{G1-S} = 7 \text{ V}; V_{G2-S} = V_{DS} = 0$$
  $\pm I_{G1-SS}$  max. 25 nA

gate 2;

$$\pm V_{G2-S} = 7 \text{ V}; V_{G1-S} = V_{DS} = 0$$
  $\pm I_{G2-SS}$  max. 25 nA

## Gate-source breakdown voltages

$$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$$
  $\pm V_{(BR)G1-SS}$  8 to 20 V

gate 2;

$$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$$
  $\pm V_{(BR)G2-SS}$  8 to 20 V

# Gate-source cut-off voltages

$$I_D = 20 \mu A; V_{DS} = 10 V; + V_{G2-S} = 4 V$$
  $-V_{(P)G1-S}$  max. 1.3 V gate 2:

$$I_D = 20 \,\mu\text{A}$$
;  $V_{DS} = 10 \,\text{V}$ ;  $V_{G1-S} = 0$ 

### **DYNAMIC CHARACTERISTICS**

Measuring conditions (common source):  $I_D = 10 \text{ mA}$ ;  $V_{DS} = 10 \text{ V}$ ;  $+ V_{G2-S} = 4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ 

Transfer admittance at f = 1 kHz	y <sub>fs</sub>	min. typ.	18 mS 19 mS
Input capacitance at gate 1; f = 1 MHz	C <sub>ig1-s</sub>	typ. max.	2.6 pF 3.0 pF
Input capacitance at gate 2; f = 1 MHz	C <sub>ig2-s</sub>	typ.	1.4 pF
Feedback capacitance at f = 1 MHz	C <sub>rs</sub>	typ.	25 fF
Output capacitance at f = 1 MHz	Cos	typ.	1.2 pF
Noise figure at f = 800 MHz; $G_S = 5$ mS; $B_S = B_S$ opt	F	typ. max.	2.0 dB 3.0 dB




Fig.3 Output characteristics.  $V_{G2-S} = 4 V$ ;  $T_{amb} = 25 °C$ .




Fig.4 Transfer characteristics.  $V_{DS} = 10 \text{ V; } V_{G2-S} = 4 \text{ V; } T_{amb} = 25 \text{ °C}.$ 


# SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143R microminiature envelope with source and substrate interconnected, intended for UHF applications, such as UHF television tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### **QUICK REFERENCE DATA**

Drain-source voltage	V <sub>DS</sub>	max.	18 V
Drain current	I <sub>D</sub>	max.	30 mA
Total power dissipation up to T <sub>amb</sub> = 50 °C	P <sub>tot</sub>	max.	200 mW
Junction temperature	Ti	max.	150 °C
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 10 \text{ mA}$ ; $V_{DS} = 10 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$	ly <sub>fs</sub> l	typ.	19 mS
Input capacitance at gate 1; f = 1 MHz $I_D$ = 10 mA; $V_{DS}$ = 10 V; 3 $V_{G2-S}$ = 4 V	C <sub>ig1-s</sub>	typ. max.	2.6 pF 3.0 pF
Feedback capacitance at f = 1 MHz $I_D = 10 \text{ mA}$ ; $V_{DS} = 10 \text{ V}$ ; + $V_{G2-S} = 4 \text{ V}$	C <sub>rs</sub>	typ.	25 fF
Noise figure at optimum source admittance $I_D$ = 10 mA; $V_{DS}$ = 10 V; + $V_{G2-S}$ = 4 V; f = 800 MHz	F	typ.	2.0 dB



See also Soldering recommendations.

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	18 V
Drain current	ID	max.	30 mA
Gate 1-source current	± IG1-S	max.	10 mA
Gate 2-source current	± IG2-S	max.	10 mA
Total power dissipation up to T <sub>amb</sub> = 50 °C*	P <sub>tot</sub>	max.	200 mW
Storage temperature range	$T_{stg}$	-65 to +	150 °C
Junction temperature	T <sub>j</sub>	max.	150 °C

### THERMAL RESISTANCE

500 K/W From junction to ambient in free air\* R<sub>th j-a</sub>

### STATIC CHARACTERISTICS

T<sub>i</sub> = 25 °C unless otherwise specified

### Gate cut-off currents

gate 1;

$$\pm V_{G1-S} = 7 \text{ V}; V_{G2-S} = V_{DS} = 0$$
  $\pm I_{G1-SS}$  max. 25 nA gate 2;  $\pm V_{G2-S} = 7 \text{ V}; V_{G1-S} = V_{DS} = 0$   $\pm I_{G2-SS}$  max. 25 nA

± IG2-SS

max.

 $\pm V_{G2-S} = 7 V; V_{G1-S} = V_{DS} = 0$ 

Gate-source breakdown voltages

$$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$$

$$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$$
  $\pm V_{(BR)G1-SS}$  min. 8 to 20 V gate 2;  $\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$   $\pm V_{(BR)G2-SS}$  min. 8 to 20 V

Gate-source cut-off voltages gate 1;

$$I_D = 20 \mu A$$
;  $V_{DS} = 10 \text{ V}$ ; +  $V_{G2-S} = 4 \text{ V}$  -V<sub>(P)G1-S</sub> max. 1.3 V

$$I_D = 20 \mu A$$
;  $V_{DS} = 10 \text{ V}$ ;  $V_{G1-S} = 0$   $-V_{(P)G2-S}$  max. 1.1 V

### **DYNAMIC CHARACTERISTICS**

Measuring conditions (common source): ID = 10 mA; VDS = 10 V; + VG2-S = 4 V; Tamb = 25 °C

Transfer admittance at f = 1 kHz	Yfs	min.	18 mS
Transfer admittance at 1 T Kitz	17151	typ.	19 mS
Input capacitance at gate 1; f = 1 MHz Cig1-s	typ.	2.6 pF	
	♥ig i-s	max.	3.0 pF
Input capacitance at gate 2; f = 1 MHz	C <sub>ig2-s</sub>	typ.	1.4 pF
Feedback capacitance at f = 1 MHz	C <sub>rs</sub>	typ.	25 fF
Output capacitance at f = 1 MHz	Cos	typ.	1.2 pF
Noise figure at $f = 800 \text{ MHz}$ ; $G_S = 5 \text{ mS}$ ; $B_S = B_S \text{ opt}$	F	typ.	2.0 dB

<sup>\*</sup> Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.


# SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected. This MOS-FET tetrode is intended for use in v.h.f. applications, such as v.h.f. television tuners and f.m. tuners. The device is also suitable for use in professional communication equipment.

The device is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA

Drain-source voltage	$v_{DS}$	max.	20 V
Drain current	۱ <sub>D</sub>	max.	20 mA
Total power dissipation up to T <sub>amb</sub> = 60 °C	$P_{tot}$	max.	200 mW
Junction temperature	Τį	max.	150 °C
Transfer admittance at f = 1 kHz $I_D = 10$ mA; $V_{DS} = 10$ V; + $V_{G2-S} = 4$ V	Yfs	typ.	14 mS
Input capacitance at gate 1; $f = 1 \text{ MHz}$ $I_D = 10 \text{ mA}$ ; $V_{DS} = 10 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$	C <sub>ig1-s</sub>	typ.	2,1 pF
Feedback capacitance at $f = 1$ MHz $I_D = 10$ mA; $V_{DS} = 10$ V; $+ V_{G2-S} = 4$ V	C <sub>rs</sub>	typ.	20 fF
Noise figure at optimum source admittance $I_D = 10 \text{ mA}$ ; $V_{DS} = 10 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$ ; $f = 200 \text{ MHz}$	F	typ.	0,7 dB



See also Soldering recommendations.

TOP VIEW

## **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Littling values in accordance with the Absolute maxim	0,000 (				
Drain-source voltage	$v_{DS}$	max.	20	<b>V</b> ,	
Drain current (DC or average)	I <sub>D</sub>	max.	20	mΑ	
Gate 1 - source current	± IG1-S	max.	10	mΑ	
Gate 2 - source current	± IG2-S	max.	10	mΑ	
Total power dissipation up to T <sub>amb</sub> = 60 °C (note 1)	P <sub>tot</sub>	max.	200	mW	
Storage temperature	$T_{stg}$	-65 to +	150	oC	
Junction temperature	$T_{j}^{-1}$ , $s_{j}^{-1}$	max.	150	oC	
THERMAL RESISTANCE					
From junction to ambient in free air (note 1)	R <sub>th j-a</sub>	= ,	460	K/W	




Fig.2 Power derating curve.

### Note

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

STATIC CHARACTERISTICS			
T <sub>j</sub> = 25 °C unless otherwise specified			
Gate cut-off currents			
$\pm V_{G1-S} = 5 V; V_{G2-S} = V_{DS} = 0$	± IG1-SS	<	50 nA
$\pm V_{G2-S} = 5 V; V_{G1-S} = V_{DS} = 0$	± IG2-SS	<	50 nA
Drain current			
$V_{DS} = 10 \text{ V}; V_{G1-S} = 0; + V_{G2-S} = 4 \text{ V}$	IDSS		4 to 25 mA
Gate-source breakdown voltages			
$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	± V(BR)G1-SS		6 to 20 V
$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	± V(BR)G2-SS		6 to 20 V
Gate-source cut-off voltages	.,	,	0.5.1/
$I_D = 20 \mu A; V_{DS} = 10 V; + V_{G2-S} = 4 V$	<sup>-V</sup> (P)G1-S	< '	2,5 V 2,5 V
$I_D = 20 \mu A$ ; $V_{DS} = 10 V$ ; $V_{G1-S} = 0$	-V <sub>(P)G2-S</sub>		2,5 V
DYNAMIC CHARACTERISTICS			
Measuring conditions (common source): I <sub>D</sub> = 10 mA;	V10 V++ V	. 1 V·T	. = 25.00
moduling conditions (common source). To mixt,	VDS - 10 V, + VG2-S -	T V, 1	amb = 23 - 0
		>	10 mS
Transfer admittance at f = 1 kHz	Yfs		
		>	10 mS
Transfer admittance at f = 1 kHz	Yfs	> typ.	10 mS 14 mS
Transfer admittance at f = 1 kHz  Input capacitance at gate 1; f = 1 MHz	Yfs  C <sub>ig1-s</sub>	> typ. typ.	10 mS 14 mS 2,1 pF
Transfer admittance at f = 1 kHz  Input capacitance at gate 1; f = 1 MHz  Input capacitance at gate 2; f = 1 MHz	Yfs   C <sub>ig1-s</sub> C <sub>ig2-s</sub>	> typ. typ. typ.	10 mS 14 mS 2,1 pF 1,0 pF
Transfer admittance at f = 1 kHz  Input capacitance at gate 1; f = 1 MHz  Input capacitance at gate 2; f = 1 MHz  Feedback capacitance at f = 1 MHz	Yfs   C <sub>ig1-s</sub> C <sub>ig2-s</sub> C <sub>rs</sub>	typ. typ. typ. typ. typ.	10 mS 14 mS 2,1 pF 1,0 pF 20 fF 1,1 pF
Transfer admittance at f = 1 kHz  Input capacitance at gate 1; f = 1 MHz  Input capacitance at gate 2; f = 1 MHz  Feedback capacitance at f = 1 MHz  Output capacitance at f = 1 MHz	Yfs   C <sub>ig1-s</sub> C <sub>ig2-s</sub> C <sub>rs</sub>	typ. typ. typ. typ. typ. typ.	10 mS 14 mS 2,1 pF 1,0 pF 20 fF 1,1 pF 0,7 dB
Transfer admittance at f = 1 kHz  Input capacitance at gate 1; f = 1 MHz  Input capacitance at gate 2; f = 1 MHz  Feedback capacitance at f = 1 MHz  Output capacitance at f = 1 MHz  Noise figure	Yfs   C <sub>ig1-s</sub> C <sub>ig2-s</sub> C <sub>rs</sub> C <sub>os</sub>	typ. typ. typ. typ. typ. typ.	10 mS 14 mS 2,1 pF 1,0 pF 20 fF 1,1 pF 0,7 dB 1,7 dB
Transfer admittance at f = 1 kHz  Input capacitance at gate 1; f = 1 MHz  Input capacitance at gate 2; f = 1 MHz  Feedback capacitance at f = 1 MHz  Output capacitance at f = 1 MHz  Noise figure	Yfs   C <sub>ig1-s</sub> C <sub>ig2-s</sub> C <sub>rs</sub> C <sub>os</sub>	typ. typ. typ. typ. typ. typ.	10 mS 14 mS 2,1 pF 1,0 pF 20 fF 1,1 pF 0,7 dB
Transfer admittance at $f = 1 \text{ kHz}$ Input capacitance at gate 1; $f = 1 \text{ MHz}$ Input capacitance at gate 2; $f = 1 \text{ MHz}$ Feedback capacitance at $f = 1 \text{ MHz}$ Output capacitance at $f = 1 \text{ MHz}$ Noise figure $f = 100 \text{ MHz}$ ; $G_S = 1 \text{ mS}$ ; $B_S = B_S \text{ opt}$ $f = 200 \text{ MHz}$ ; $G_S = 2 \text{ mS}$ ; $B_S = B_S \text{ opt}$	Yfs   C <sub>ig1-s</sub> C <sub>ig2-s</sub> C <sub>rs</sub> C <sub>os</sub>	typ. typ. typ. typ. typ. typ. typ. typ.	10 mS 14 mS 2,1 pF 1,0 pF 20 fF 1,1 pF 0,7 dB 1,7 dB 1,0 dB
Input capacitance at gate 1; f = 1 MHz Input capacitance at gate 2; f = 1 MHz Input capacitance at gate 2; f = 1 MHz Feedback capacitance at f = 1 MHz Output capacitance at f = 1 MHz Noise figure f = 100 MHz; G <sub>S</sub> = 1 mS; B <sub>S</sub> = B <sub>S</sub> opt f = 200 MHz; G <sub>S</sub> = 2 mS; B <sub>S</sub> = B <sub>S</sub> opt Transducer gain (note 1)	Yfs   C <sub>ig1-s</sub> C <sub>ig2-s</sub> C <sub>rs</sub> C <sub>os</sub>	typ. typ. typ. typ. typ. typ. typ. typ.	10 mS 14 mS 2,1 pF 1,0 pF 20 fF 1,1 pF 0,7 dB 1,7 dB 1,0 dB
Transfer admittance at $f = 1 \text{ kHz}$ Input capacitance at gate 1; $f = 1 \text{ MHz}$ Input capacitance at gate 2; $f = 1 \text{ MHz}$ Feedback capacitance at $f = 1 \text{ MHz}$ Output capacitance at $f = 1 \text{ MHz}$ Noise figure $f = 100 \text{ MHz}$ ; $G_S = 1 \text{ mS}$ ; $B_S = B_S \text{ opt}$ $f = 200 \text{ MHz}$ ; $G_S = 2 \text{ mS}$ ; $B_S = B_S \text{ opt}$	Yfs   Cig1-s Cig2-s Crs Cos F	typ. typ. typ. typ. typ. typ. typ. typ.	10 mS 14 mS 2,1 pF 1,0 pF 20 fF 1,1 pF 0,7 dB 1,7 dB 1,0 dB
Transfer admittance at $f = 1 \text{ kHz}$ Input capacitance at gate 1; $f = 1 \text{ MHz}$ Input capacitance at gate 2; $f = 1 \text{ MHz}$ Feedback capacitance at $f = 1 \text{ MHz}$ Output capacitance at $f = 1 \text{ MHz}$ Noise figure $f = 100 \text{ MHz}$ ; $G_S = 1 \text{ mS}$ ; $B_S = B_S \text{ opt}$ $f = 200 \text{ MHz}$ ; $G_S = 2 \text{ mS}$ ; $B_S = B_S \text{ opt}$ Transducer gain (note 1) $f = 100 \text{ MHz}$ ; $G_S = 1 \text{ mS}$ ; $B_S = B_S \text{ opt}$ ;	Yfs   C <sub>ig1-s</sub> C <sub>ig2-s</sub> C <sub>rs</sub> C <sub>os</sub>	> typ. typ. typ. typ. typ. typ. typ. < typ. < typ.	10 mS 14 mS 2,1 pF 1,0 pF 20 fF 1,1 pF 0,7 dB 1,7 dB 1,0 dB 2,0 dB

## Note

1. Crystal mounted in a SOT103 envelope.



# SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected. This MOS-FET tetrode is intended for use in v.h.f. applications, such as v.h.f. television tuners, FM tuners with a 12 volt supply voltage. The device is also suitable for use in professional communication equipment.

The device is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

### QUICK REFERENCE DATA

Drain-source voltage	V <sub>DS</sub>	max.	20 V
Drain current	ID	max.	40 mA
Total power dissipation up to T <sub>amb</sub> = 60 °C	P <sub>tot</sub>	max.	200 mW
Junction temperature	Ti	max.	150 °C
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 15 \text{ mA}$ ; $V_{DS} = 10 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$	yfs	typ.	25 mS
Input capacitance at gate 1; $f = 1 \text{ MHz}$ $I_D = 15 \text{ mA}$ ; $V_{DS} = 10 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$	C <sub>ig1-s</sub>	typ.	4 pF
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 15 \text{ mA}$ ; $V_{DS} = 10 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$	C <sub>rs</sub>	typ.	30 fF
Noise figure at $G_S$ = 2 mS $I_D$ = 15 mA; $V_{DS}$ = 10 V; + $V_{G2-S}$ = 4 V; f = 200 MHz	F	typ.	1.2 dB

### **MECHANICAL DATA**


Fig.1 SOT143.

## Pinning: 0,150 0.090 1 = source 2 = drain 3 = gate 24 = gate 1 0,1 10° máx max ₹ 10° ∓ max 30° max max

Dimensions in mm

## Marking code:

BF992 = M92



See also Soldering recommendations.

s, b

TOP VIEW

## **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$v_{DS}$	max.	20 V
Drain current (DC or average)	ΙD	max.	40 mA
Gate 1 - source current	±lG1-	s max.	10 mA
Gate 2 - source current	±IG2-	s max.	10 mA
Total power dissipation up to $T_{amb} = 60$ °C (note 1)	P <sub>tot</sub>	max.	200 mW
Storage temperature range	$T_{stg}$	-65 to	+ 150 °C
Junction temperature	$ au_j$	max.	150 °C

### THERMAL RESISTANCE

From junction to ambient in free air (note 1)

 $R_{th j-a} = 460 \text{ K/W}$ 




Fig.2 Power derating curve.

### Note

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

## STATIC CHARACTERISTICS

 $T_j = 25$  °C unless otherwise specified

## Gate cut-off currents

$\pm V_{G1-S} = 7 \text{ V; } V_{G2-S} = V_{DS} = 0$ $\pm V_{G2-S} = 7 \text{ V; } V_{G1-S} = V_{DS} = 0$	<sup>±I</sup> G1-SS <sup>±I</sup> G2-SS	max. 25 r max. 25 r	
Gate-source breakdown voltages			
$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	±V(BR)G1-SS	8 to 20 \	V
$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	±V(BR)G2-SS	8 to 20 \	V
Gate-source cut-off voltages			
$I_D = 20 \mu A$ ; $V_{DS} = 10 V$ ; $+ V_{G2-S} = 4 V$	-V(P)G1-S	0.2 to 1.3 \	V
$I_D = 20 \mu A$ ; $V_{DS} = 10 V$ ; $V_{G1-S} = 0$	-V(P)G2-S	0.2 to 1.1 \	V

### **DYNAMIC CHARACTERISTICS**

Measuring conditions (common source):  $I_D$  = 15 mA;  $V_{DS}$  = 10 V; +  $V_{G2-S}$  = 4 V;  $T_{amb}$  = 25 °C

Transfer admittance at f = 1 kHz	Yfs	min. typ.	20 mS 25 mS
Input capacitance at gate 1; f = 1 MHz	C <sub>ig1-s</sub>	typ.	4 pF
Input capacitance at gate 2; f = 1 MHz	C <sub>ig2-s</sub>	typ.	1.7 pF
Feedback capacitance at f = 1 MHz	C <sub>rs</sub>	typ. max.	30 fF 40 fF
Output capacitance at f = 1 MHz	Cos	typ.	2 pF
Noise figure at f = 200 MHz; G <sub>S</sub> = 2 mS	F	typ.	1.2 dB




Fig.2 Output characteristics.




Fig.4 Input admittance as a function of frequency;  $V_{DS}$  = 10 V;  $V_{G2-S}$  = 4 V;  $I_{D}$  = 15 mA;  $I_{amb}$  = 25 °C; typical values.




Fig.3 Transfer characteristics.




Fig.5 Output admittance as a function of frequency;  $V_{DS} = 10 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 15 \text{ mA}$ ;  $I_{amb} = 25 \text{ °C}$ ; typical values.




Fig.6 Transfer admittance as a function of frequency;  $V_{DS}$  = 10 V;  $V_{G2-S}$  = 4 V;  $I_{D}$  = 15 mA;  $T_{amb}$  = 25 °C; typical values.




Fig.7 Feedback admittance as a function of frequency;  $V_{DS}$  = 10 V;  $V_{G2-S}$  = 4 V;  $I_D$  = 15 mA;  $T_{amb}$  = 25 °C; typical values.




Fig.8 Transfer admittance as a function of drain current.




Fig.9 Transfer admittance as a function of gate 2 source voltage.

•

## SILICON N-CHANNEL DUAL GATE MOS-FET


Depletion type field-effect transistor in a plastic SOT143R microminiature envelope with source and substrate interconnected. This MOS-FET tetrode is intended for use in VHF applications, such as VHF television tuners, FM tuners with a 12 volt supply voltage. The device is also suitable for use in professional communication equipment.

The device is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

#### QUICK REFERENCE DATA

Drain-source voltage	V <sub>DS</sub>	max.	20 V
Drain current	I <sub>D</sub>	max.	40 mA
Total power dissipation up to T <sub>amb</sub> = 50 °C	P <sub>tot</sub>	max.	200 mW
Junction temperature	Τį	max.	150 °C
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 15 \text{ mA}$ ; $V_{DS} = 10 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$	Yfs	typ.	25 mS
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 15 \text{ mA}$ ; $V_{DS} = 10 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$	C <sub>rs</sub>	typ.	30 fF
Noise figure at $G_S = 2$ mS $I_D = 15$ mA; $V_{DS} = 10$ V; $+ V_{G2-S} = 4$ V; $f = 200$ MHz	F	typ.	1.2 dB

# MECHANICAL DATADimensions in mmMarking codeFig.1 SOT143R.BF992R = M52



#### **RATINGS**

Limiting values in accordance	with the Absolute Maximum	System (IEC 134)

Drain-source voltage	V <sub>DS</sub>	max. 20 V
Drain current (DC or average)	1 <sub>D</sub>	max. 40 mA
Gate 1 - source current	± I <sub>G1-S</sub>	max. 10 mA
Gate 2 - source current	± IG2-S	max. 10 mA
Total power dissipation up to T <sub>amb</sub> = 50 °C (note 1)	P <sub>tot</sub>	max. 200 mW
Storage temperature range	T <sub>stg</sub>	$-65 \text{ to} + 150 ^{\circ}\text{C}$
Junction temperature	$T_{j}$	max. 150 °C

## THERMAL RESISTANCE

From junction to ambient in free air (note 1)	R <sub>th i-a</sub> =	500 K/W

## STATIC CHARACTERISTICS

 $T_{i}$  = 25 °C unless otherwise specified

Gate cut-off currents

± V <sub>G1-S</sub> = 7 V; V <sub>G2-S</sub> = V <sub>DS</sub> = 0	<sup>± l</sup> G1-SS	max.	25 nA
$\pm V_{G2-S} = 7 V; V_{G1-S} = V_{DS} = 0$	± IG2-SS	max.	25 nA

Gate-source breakdown voltages

$$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$$
  $\pm V_{(BR)G1-SS}$  8 to 20 V  $\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$   $\pm V_{(BR)G2-SS}$  8 to 20 V

Gate-source cut-off voltages

$I_D = 20 \mu A$ ; $V_{DS} = 10 V$ ; $+ V_{G2-S} = 4 V$	−V(P)G1-S	0.2 to 1.3 V
$I_D = 20 \mu A$ ; $V_{DS} = 10 V$ ; $V_{G1-S} = 0$	−V(P)G2-S	0.2 to 1.1 V

## **DYNAMIC CHARACTERISTICS**

Measuring conditions (common source):  $I_D$  = 15 mA;  $V_{DS}$  = 10 V; +  $V_{G2-S}$  = 4 V;  $T_{amb}$  = 25 °C

Transfer admittance at f = 1 kHz	Yfs	min. typ.	20 mS 25 mS
Input capacitance at gate 1; f = 1 MHz	C <sub>ig1-s</sub>	typ.	4 pF
Input capacitance at gate 2; f = 1 MHz	C <sub>ig2-s</sub>	typ.	1.7 pF
Feedback capacitance at f = 1 MHz	C <sub>rs</sub>	typ. max.	30 fF 40 fF
Output capacitance at f = 1 MHz	Cos	typ.	2 pF
Noise figure at $f = 200 \text{ MHz}$ ; $G_S = 2 \text{ mS}$	F	typ.	1.2 dB

#### Note

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected and intended for VHF applications in television tuners.

The device is also suitable for use in professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

#### QUICK REFERENCE DATA

Drain-source voltage	V <sub>DS</sub>	max.	20 V
Drain current	ID	max.	30 mA
Total power dissipation up to T <sub>amb</sub> = 60 °C	P <sub>tot</sub>	max.	200 mW
Junction temperature	$T_{j}$	max.	150 °C
Transfer admittance at f = 1 kHz $I_D = 10 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$	y <sub>fs</sub>	typ.	18 mS
Input capacitance at gate 1; $f = 1 \text{ MHz}$ $I_D = 10 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$	C <sub>ig1-s</sub>	typ. max.	2.5 pF 3.0 pF
Feedback capacitance at f = 1 MHz $I_D = 10 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$ ; + $V_{G2-S} = 4 \text{ V}$	C <sub>rs</sub>	typ.	25 fF
Noise figure at $G_S = 2 \text{ mS}$ ; $B_S = B_S \text{ opt}$ $I_D = 10 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$ ; $f = 200 \text{ MHz}$	F	typ.	1.0 dB


## **MECHANICAL DATA**


Fig.1 SOT143.

Dimensions in mm

Marking code

BF994S = MGp





TOP VIEW

## **RATINGS**

Limiting values in accordance with the Absolute Maximum	n System (IE	EC 134)			
Drain-source voltage		V <sub>DS</sub>	max.	20	٧
Drain current (DC or average)	I	D	max.	30	mΑ
Gate 1-source current	. 1	± IG1-S	max.	10	mΑ
Gate 2-source current	e e e	± IG2-S	max.	10	mA
Total power dissipation up to T <sub>amb</sub> = 60 °C (note 1)	200	P <sub>tot</sub>	max.	200	mW
Storage temperature	-	T <sub>stg</sub>	-65 to +	150	oC
Junction temperature		Τ <sub>j</sub>	max.	150	oC
THERMAL RESISTANCE					
From junction to ambient in free air (note 1)	1.7	R <sub>th j-a</sub>	=	460	K/W




Fig. 2 Power derating curve.

## Note

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

## STATIC CHARACTERISTICS

T<sub>i</sub> = 25 °C unless otherwise specified

## Gate cut-off currents

± V <sub>G1-S</sub> = 5 V; V <sub>G2-S</sub> = V <sub>DS</sub> = 0 ± V <sub>G2-S</sub> = 5 V; V <sub>G1-S</sub> = V <sub>DS</sub> = 0	± IG1-SS ± IG2-SS	max. max.	50 nA 50 nA
Gate-source breakdown voltages	- 102-55	mux.	00 111 (
$\pm I_{G1-S} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	± V(BR)G1-SS		6 to 20 V
$\pm I_{G2-S} = 10 \text{ mA; } V_{G1-S} = V_{DS} = 0$	± V(BR)G2-SS		6 to 20 V
Drain current			
$V_{DS} = 15 \text{ V}; V_{G1-S} = 0; V_{G2-S} = 4 \text{ V}$	IDSS		4 to 20 mA

Gate-source cut-off voltages			
$I_D = 20 \mu A$ ; $V_{DS} = 15 V$ ; $+ V_{G2-S} = 4 V$	-V(P)G1-S	max.	2.5 V
$\ln = 20 \mu\text{A}$ : $\text{Vng} = 15 \text{V}$ : $\text{Vg1.g} = 0$	-VIPIG2 S	max.	2.0 V

#### **DYNAMIC CHARACTERISTICS**

Measuring conditions (common source):  $I_D = 10 \text{ mA}$ ;  $V_{DS} = 15 \text{ V}$ ;  $+ V_{G2-S} = 4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ .

Transfer admittance at f = 1 kHz	lyfsl	min. typ.	15 mS 18 mS
Input capacitance at gate 1: f = 1 MHz	Cig1-s	typ. max.	2.5 pF 3.0 pF
Input capacitance at gate 2: f = 1 MHz	C <sub>ig2-s</sub>	typ.	1.2 pF
Feedback capacitance at f = 1 MHz	C <sub>rs</sub>	typ.	25 fF
Output capacitance at f = 1 MHz	Cos	typ.	1.0 pF
Noise figure at G <sub>S</sub> = 2 mS; B <sub>S</sub> = B <sub>S</sub> opt; f = 200 MHz	F	typ.	1.0 dB
Power gain at $G_S = 2$ mS; $B_S = B_S$ opt $G_L = 0.5$ mS; $B_L = B_L$ opt; $f = 200$ MHz	G <sub>p</sub>	typ.	25 dB

## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected and intended for UHF applications in television tuners.

The device is also suitable for use in professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates ans source.


## QUICK REFERENCE DATA

Drain-source voltage	V <sub>DS</sub>	max.	20 V
Drain current	I <sub>D</sub>	max.	30 mA
Total power dissipation up to T <sub>amb</sub> = 60 °C	P <sub>tot</sub>	max.	200 mW
Junction temperature	Tj	max.	150 °C
Transfer admittance at $f = 1 \text{ kHz}$ $I_D = 10 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$	yfs	typ.	18 mS
Input capacitance at gate 1 : $f = 1$ MHz $I_D = 10$ mA; $V_{DS} = 15$ V; $+ V_{G2-S} = 4$ V	C <sub>ig1-s</sub>	typ. max.	2.3 pF 2.6 pF
Feedback capacitance at $f = 1 \text{ MHz}$ $I_D = 10 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$	C <sub>rs</sub>	typ.	25 fF
Noise figure at $G_S = 2$ mS; $B_S = B_S$ opt $I_D = 10$ mA; $V_{DS} = 15$ V; $+ V_{G2-S} = 4$ V; $f = 200$ MHz	 F .	typ.	1.8 dB

#### **MECHANICAL DATA**

Fig.1 SOT143.


## **Pinning**



Dimensions in mm

## Marking code

BF996S = MHp



TOP VIEW

## **RATINGS**

Limiting values in accordance with the Absolute Maximum Syste	m (IEC 134)			
Drain-source voltage	$v_{DS}$	max.	20	<b>V</b>
Drain current (DC or average)	I <sub>D</sub>	max.	30	mΑ
Gate 1-source current	± IG1-S	max.	10	mΑ
Gate 2-source current	± IG2-S	max.	10	mΑ
Total power dissipation up to T <sub>amb</sub> = 60 °C (note 1)	P <sub>tot</sub>	max.	200	mW
Storage temperature range	T <sub>stg</sub>	-65 to	+ 150	oC
Junction temperature	$\tau_{j}$	max.	150	oC
THERMAL RESISTANCE				
From junction to ambient in free air (note 1)	R <sub>th j-a</sub>	=	460	K/W




Fig. 2 Power derating curve.

## Note

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

STATIC CHARACTERISTICS		
T <sub>i</sub> = 25 °C unless otherwise specified		
Gate cut-off currents		
$\pm V_{G1-S} = 5 V$ ; $V_{G2-S} = V_{DS} = 0$	± IG1-SS	max. 50 nA
$\pm V_{G2-S} = 5 \text{ V}; V_{G1-S} = V_{DS} = 0$	± IG2-SS	max. 50 nA
Gate-source breakdown voltages		
$\pm I_{G1-S} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$	± V(BR)G1-SS	6 to 20 V
$\pm I_{G2-S} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$	± V(BR)G2-SS	6 to 20 V
Drain current		
$V_{DS} = 15 \text{ V}; V_{G1-S} = 0; V_{G2-S} = 4 \text{ V}$	IDSS	4 to 20 mA
Gate-source cut-off voltages		
$I_D = 20 \mu A$ ; $V_{DS} = 15 V$ ; $+ V_{G2-S} = 4 V$	-V(P)G1-S	max. 2.5 V
$I_D = 20 \mu\text{A}; V_{DS} = 15 V; V_{G1-S} = 0$	-V(P)G2-S	max. 2.0 V
DYNAMIC CHARACTERISTICS		
Measuring conditions (common source): I <sub>D</sub> = 10 mA; V <sub>DS</sub> =	$15 \text{ V}; + \text{V}_{G2-S} = 4$	V; T <sub>amb</sub> = 25 °C.
T ( )		min. 15 mS
Transfer admittance at f = 1 kHz	Yfs	typ. 18 mS
1	0	typ. 2.3 pF
Input capacitance at gate 1: f = 1 MHz	C <sub>ig1-s</sub>	max. 2.6 pF
Input capacitance at gate 2: f = 1 MHz	C <sub>ig2-s</sub>	typ. 1.2 pF
Feedback capacitance at f = 1 MHz	C <sub>rs</sub>	typ. 25 fF
Output capacitance at f = 1 MHz	Cos	typ. 0.8 pF
Noise figure		
$f = 200 \text{ MHz}$ ; $G_S = 2 \text{ mS}$ ; $B_S = B_S \text{ opt}$	_	typ. 1.0 dB
$f = 800 \text{ MHz}$ ; $G_S = 3.3 \text{ mS}$ ; $B_S = B_S \text{ opt}$	F	typ. 1.8 dB
Power gain		
$f = 200 \text{ MHz}$ ; $G_S = 2 \text{ mS}$ ; $B_S = B_S \text{ opt}$ ; $G_L = 0.5 \text{ mS}$ ;		
$B_L = B_L \text{ opt}$	G	typ. 25 dB
$f = 800 \text{ MHz}$ ; $G_S = 3.3 \text{ mS}$ ; $B_S = B_S \text{ opt}$ ; $G_L = 1.0 \text{ mS}$ ;	Gp	typ. 18 dB
$B_L = B_L \text{ opt}$		

## SILICON N-CHANNEL DUAL GATE MOS-FET

Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected, intended for u.h.f. and v.h.f. applications, such as u.h.f./v.h.f. television tuners and professional communication equipment.

This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source and has an integrated drain resistance to suppress oscillation in the frequency range higher than 1 GHz.

This device is especially intended for use in pre-amplifiers in CATV tuners with a large tuning range up to 500 MHz.

#### QUICK REFERENCE DATA

Drain-source voltage	V <sub>DS</sub>	max.	20 V
Drain current	ID	max.	30 mA
Total power dissipation up to T <sub>amb</sub> = 60 °C	$P_{tot}$	max.	200 mW
Junction temperature	Τį	max.	150 °C
Transfer admittance at f = 1 kHz	•		
$I_D = 10 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$ ; $+ V_{G2-S} = 4 \text{ V}$	y <sub>fs</sub>	typ.	18 mS
Input capacitance at gate 1; f = 1 MHz			
$I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; + V_{G2-S} = 4 \text{ V}$	C <sub>ig1-s</sub>	typ.	2.5 pF
Feedback capacitance at f = 1 MHz			
$I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; + V_{G2-S} = 4 \text{ V}$	$c_{rs}$	typ.	25 fF
Noise figure at $G_S = 2 \text{ mS}$ ; $B_S = B_S \text{ opt}$			
$I_D = 10 \text{ mA}; V_{DS} = 15 \text{ V}; + V_{G2-S} = 4 \text{ V}; f = 200 \text{ MHz}$	F	typ.	1.0 dB

#### **MECHANICAL DATA**


Fig.1 SOT143.

## 0.150 Pinning: 0,090 1 = source 2 = drain 3 = gate 24 = gate 1 0,1 10° máx max ₹ 10° g 2 Ţ max 3Ò° max

See also Soldering recommendations.

## Dimensions in mm

#### Marking code:



TOP VIEW

## **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$v_{DS}$	max.	20 V
Drain current (DC or average)	1 <sub>D</sub>	max.	30 mA
Gate 1 - source current	±IG1-S	max.	10 mA
Gate 2 - source current	±IG2-S	max.	10 mA
Total power dissipation up to T <sub>amb</sub> = 60 °C (note 1)	P <sub>tot</sub>	max.	200 mW
Storage temperature range	$T_{stg}$	65 to +	- 150 °C
Junction temperature	Тј	max.	150 °C

## THERMAL RESISTANCE

From junction to ambient in free air (note 1)

 $R_{th j-a} = 460 \text{ K/W}$ 




Fig.2 Power derating curve.

## Note

1. Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

#### STATIC CHARACTERISTICS

T<sub>i</sub> = 25 °C unless otherwise specified

## Gate cut-off currents

$$\pm V_{G1-S} = 5 \text{ V; } V_{G2-S} = V_{DS} = 0$$
  $\pm I_{G1-SS}$  max. 50 nA

gate 2;

$$\pm V_{G2-S} = 5 \text{ V}; V_{G1-S} = V_{DS} = 0$$
  $\pm I_{G2-SS}$  max. 50 nA

## Gate-source breakdown voltages

$$\pm I_{G1-SS} = 10 \text{ mA}; V_{G2-S} = V_{DS} = 0$$
  $\pm V_{(BR)G1-SS}$  6 to 20 V

gate 2;

$$\pm I_{G2-SS} = 10 \text{ mA}; V_{G1-S} = V_{DS} = 0$$
  $\pm V_{(BR)G2-SS}$  6 to 20 V

## Gate-source cut-off voltages

$$I_D = 20 \mu A; V_{DS} = 15 V; + V_{G2-S} = 4 V$$
  $-V_{(P)G1-S}$  max. 2.5 V

gate 2;

$$I_D = 20 \mu A; V_{DS} = 15 V; V_{G1-S} = 0$$
  $-V_{(P)G2-S}$  max. 2.0 V

Drain-source cut-off voltage

## **DYNAMIC CHARACTERISTICS**

Measuring conditions (common source):  $I_D = 10 \text{ mA}$ ;  $V_{DS} = 15 \text{ V}$ ;  $+ V_{G2-S} = 4 \text{ V}$ ;  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ 

Transfer admittance at f = 1 kHz	yfs	min. typ.	15 mS 18 mS
Input capacitance at gate 1; f = 1 MHz	C <sub>ig1-s</sub>	typ.	2.5 pF
Input capacitance at gate 2; f = 1 MHz	$C_{ig2-s}$	typ.	1.2 pF
Feedback capacitance at f = 1 MHz	C <sub>rs</sub>	typ.	25 fF
Output capacitance at f = 1 MHz	Cos	typ.	1.0 pF
Noise figure at $f = 200 \text{ MHz}$ ; $G_S = 2 \text{ mS}$ ; $B_S = B_S \text{ opt}$	F	typ.	1.0 dB
Power gain at $G_S = 2$ mS; $B_S = B_S$ opt $G_L = 0.5$ mS; $B_L = B_L$ opt; $f = 200$ MHz	Gp	typ.	25 dB

### **Philips Semiconductors**

Data sheet						
status	Product specification					
date of issue April 1991						

# BF998 Silicon n-channel dual gate MOS-FET

#### **FEATURES**

- Short channel transistor with high ratio |Y<sub>fs</sub>|/C<sub>is.</sub>
- Low noise gain controlled amplifier to 1 GHz.

#### **DESCRIPTION**


Depletion type field-effect transistor in a plastic SOT143 microminiature envelope with source and substrate interconnected, intended for VHF and UHF applications, such as television tuners, with 12 V supply voltage and professional communication equipment. This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

#### **QUICK REFERENCE DATA**


SYMBOL	PARAMETER	TYP.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage	-	12	V
ID	drain current	-	30	mA
P <sub>tot</sub>	total power dissipation	-	200	mW
Ti	junction temperature	-	150	°C
Y <sub>fs</sub>	transfer admittance	24	-	mS
C <sub>ig1-s</sub>	input capacitance at gate 1	2.1	-	pF
C <sub>rs</sub>	feedback capacitance	25	-	fF
F	noise figure at 800 MHz	1	-	dB

**BF998** 

## **MECHANICAL DATA**



#### **PIN CONFIGURATION**



## PINNING

PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 2 gate 1

**BF998** 

#### **LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	12	V
l <sub>D</sub>	drain current (DC or average)		-	30	mA
±l <sub>G1-S</sub>	gate 1-source current		-	10	mA
±l <sub>G2-S</sub>	gate 2-source current		-	10	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = 60 °C (note 1)	-	200	mW
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = 50 °C (note 2)	-	200	mW
T <sub>stg</sub>	storage temperature range		-65	+150	°C
Tj	junction temperature		-	150	°C

## THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient in free air (note 1)	460	K/W
R <sub>th j-a</sub>	from junction to ambient in free air (note 2)	500	K/W

#### Notes

- 1. Device mounted on a ceramic substrate, 8 mm x 10 mm x 0.7 mm.
- 2. Device mounted on printed circuit board.



April 1991 230

**BF998** 

## STATIC CHARACTERISTICS

 $T_j = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
±l <sub>G1-SS</sub>	gate 1 cut-off current	$\pm V_{G1-S} = 5 V$ $V_{G2S} = V_{DS} = 0$	-	50	nA
±l <sub>G2-SS</sub>	gate 2 cut-off current	$\pm V_{G2-S} = 5 \text{ V}$ $V_{G1S} = V_{DS} = 0$	-	50	nA
±V <sub>(BR)G1-SS</sub>	gate 1-source breakdown voltage	$\pm I_{G1-SS} = 10 \text{ mA}$ $V_{G2-S} = V_{DS} = 0$	6	20	V
±V <sub>(BR)</sub> G2-SS	gate 2-source breakdown voltage	$\pm I_{G2-SS} = 10 \text{ mA}$ $V_{G1-S} = V_{DS} = 0$	6	20	V
-V <sub>(P)G1-S</sub>	gate 1-source cut-off voltage	$I_D = 20 \mu A$ $V_{DS} = 8 V$ $+V_{G2-S} = 4 V$		2.5	V
-V <sub>(P)G2-S</sub>	gate 2-source cut-off voltage	$I_D = 20 \mu A$ $V_{DS} = 8 V$ $V_{G1-S} = 0$		2.0	V
IDSS	drain current (measured under pulse condition)	$V_{DS} = 8 V$ $V_{G1-S} = 0$ $+V_{G2-S} = 4 V$	2	18	mA

## **DYNAMIC CHARACTERISTICS**

Measuring conditions (common source)  $I_D$  = 10 mA;  $V_{DS}$  = 8 V;  $V_{G2-S}$  = 4 V;  $T_{amb}$  = 25 °C

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Y <sub>fs</sub>	transfer admittance	f = 1 kHz	21	24	-	mS
C <sub>ig1-s</sub>	input capacitance at gate 1	f = 1 MHz	-	2.1	2.5	pF
Cos	output capacitance	f = 1 MHz	_	1.05	-	pF
C <sub>rs</sub>	feedback capacitance	f = 1 MHz	-	25	-	fF
C <sub>ig2-s</sub>	input capacitance at gate 2	f = 1 MHz	-	1.2	-	pF
F	noise figure	$ f = 200 \text{ MHz} $ $ G_s = 2 \text{ mS} $ $ B_s = B_{sopt} $	-	0.6	-	dB
F	noise figure	$ f = 800 \text{ MHz} $ $ G_s = 3.3 \text{ mS} $ $ B_s = B_{sopt} $		1	-	dB

# Silicon n-channel dual gate MOS-FET

**BF998** 




Fig.4 Output characteristics;  $V_{G2-S} = 4 \text{ V}$ ;  $T_{amb} = 25 \, ^{\circ}\text{C}$ .




Fig.5 Transfer characteristics;  $V_{DS} = 8 \text{ V}$ ;  $T_{amb} = 25 \,^{\circ}\text{C}$ .




Fig.6 Drain current as a function of gate 1 voltage;  $V_{DS}=8$  V;  $V_{G2-S}=4$  V;  $T_{amb}=25$  °C.




Fig.7 Transfer admittance as a function of drain current;  $V_{DS} = 8$  V;  $T_{amb} = 25$  °C.

April 1991 232

**BF998** 




Fig. 8 Transfer admittance as a function of gate 1 voltage;  $V_{DS}$  = 8 V;  $T_{amb}$  = 25 °C.




Fig.9 Output capacitance as a function of drain-source voltage;  $V_{G2-S}=4~V;~f=1~MHz;$   $T_{amb}=25~^{\circ}C.$ 




Fig.10 Gate 1 input capacitance as a function of gate 1-source voltage;  $V_{DS} = 8 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ; f = 1 MHz;  $T_{amb} = 25 \,^{\circ}\text{C}$ .




Fig.11 Gate 1 input capacitance as a function of gate 2-source voltage;  $V_{DS}=8\ V;\ V_{G1-S}=0;$  f = 1 MHz;  $T_{amb}=25\ ^{\circ}C.$ 

## **BF998**




Fig.12 Input admittance as a function of frequency;  $V_{DS}=8$  V;  $V_{G2-S}=4$  V;  $I_D=10$  mA;  $T_{amb}=25$  °C.




Fig.13 Feedback admittance as a function of frequency;  $V_{DS}=8$  V;  $V_{G2-S}=4$  V;  $I_D=10$  mA;  $T_{amb}=25$  °C.




Fig.14 Transfer admittance as a function of frequency;  $V_{DS}=8$  V;  $V_{G2-S}=4$  V;  $I_D=10$  mA;  $T_{amb}=25$  °C.





Fig.15 Output admittance as a function of frequency;  $V_{DS}=8$  V;  $V_{G2-S}=4$  V;  $I_{D}=10$  mA;  $T_{amb}=25$  °C.

## **BF998**



L1 = 45 nH, 4 turns, internal diameter 4 mm, 0.8 mm copper wire.


L2 = 160 nH, 3 turns, internal diameter 8 mm, 0.8 mm copper wire.

Tapped at approximately half a turn from the cold side, to adjust  $G_L = 0.5 \text{ mS}$ .

C1 adjusted for  $G_S = 2$  mS.

Fig. 16 Gain control test circuit at f = 200 MHz;  $V_{DD} = 12$  V;  $G_S = 2$  mS;  $G_L = 0.5$  mS.

**BF998** 



L1 = L4 = 11 turns, internal diameter 3 mm, 0.5 mm copper wire, without spacing; ≈200 nH.

L2 = 2 cm, silvered 0.8 mm copper wire, 4 mm above ground plane.

L3 = 2 cm, silvered 0.5 mm copper wire, 4 mm above ground plane.

Fig.17 Gain control test circuit at f = 800 MHz;  $V_{DD} = 12$  V;  $G_S = 3.3$  mS;  $G_L = 1$  mS.




Fig. 18 Automatic gain control characteristics measured in circuit of Fig. 16;  $V_{DD}$  = 12 V; f = 200 MHz;  $T_{amb}$  = 25 °C.




Fig. 19 Automatic gain control characteristics measured in circuit of Fig. 17;  $V_{DD}$  = 12 V; f = 800 MHz;  $T_{amb}$  = 25 °C.

April 1991 236

## **Philips Semiconductors**

Data sheet			
Product specification			
April 1995			

# BF998R Silicon n-channel dual gate MOS-FET

#### **FEATURES**

- Short channel transistor with high ratio |Y<sub>fs</sub>|/C<sub>is.</sub>
- Low noise gain controlled amplifier to 1 GHz.

#### DESCRIPTION


Depletion type field-effect transistor in a plastic SOT143R microminiature envelope with source and substrate interconnected, intended for VHF and UHF applications, such as UHF television tuners, with 12 V supply voltage and professional communication equipment. This MOS-FET tetrode is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
$V_{DS}$	drain-source voltage	-	12	V
lD	drain current	-	30	mA
P <sub>tot</sub>	total power dissipation	-	200	mW
Tj	junction temperature	-	150	°C
Y <sub>fs</sub>	transfer admittance	24	-	mS
C <sub>ig1-s</sub>	input capacitance at gate 1	2.1	-	pF
Crs	feedback capacitance	25	-	fF
F	noise figure at 800 MHz	1	-	dB

## **BF998R**

## **MECHANICAL DATA**



See also soldering recommendations.


max

Fig.1 SOT143R.

ф 0.1 M В

7225298

## **PIN CONFIGURATION**



## **PINNING**

PIN	DESCRIPTION
1	source
2	drain
3	gate 2
4	gate 2 gate 1

**BF998R** 

## **LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	12	V
ID	drain current (DC or average)		-	30	mA
±l <sub>G1-S</sub>	gate 1-source current		-	10	mA
±l <sub>G2-S</sub>	gate 2-source current		-	10	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = 50 °C (note 1)	-	200	mW
T <sub>stg</sub>	storage temperature range		-65	+150	°C
Ti	junction temperature		-	150	°C

## THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient in free air (note 1)	500	K/W

#### **Notes**

1. Device mounted on a ceramic substrate, 8 mm x 10 mm x 0.7 mm.



April 1995 239

# Silicon n-channel dual gate MOS-FET

**BF998R** 

#### STATIC CHARACTERISTICS

 $T_i = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
±l <sub>G1-SS</sub>	gate 1 cut-off current	$\pm V_{G1-S} = 5 V$ $V_{G2S} = V_{DS} = O$	-	50	nA
±l <sub>G2-SS</sub>	gate 2 cut-off current	$\pm V_{G2-S} = 5 V$ $V_{G1S} = V_{DS} = 0$	-	50	nA
±V <sub>(BR)G1-SS</sub>	gate 1-source breakdown voltage	$\pm I_{G1-SS} = 10 \text{ mA}$ $V_{G2-S} = V_{DS} = 0$	6	20	V
±V <sub>(BR)G2-SS</sub>	gate 2-source breakdown voltage	$\pm I_{G2-SS} = 10 \text{ mA}$ $V_{G1-S} = V_{DS} = 0$	6	20	V
-V <sub>(P)G1-S</sub>	gate 1-source cut-off voltage	$I_D = 20 \mu A$ $V_{DS} = 8 V$ $+V_{G2-S} = 4 V$	-	2.5	V
-V <sub>(P)G2-S</sub>	gate 2-source cut-off voltage	$I_D = 20 \mu A$ $V_{DS} = 8 V$ $V_{G1-S} = 0$	-	2.0	V
IDSS	drain current	$V_{DS} = 8 V$ $V_{G1-S} = 0$ $+ V_{G2-S} = 4 V$	2	18	mA

## **DYNAMIC CHARACTERISTICS**

Measuring conditions (common source)  $I_D = 10$  mA;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $T_{amb} = 25$  °C

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Y <sub>fs</sub>	transfer admittance	f = 1 kHz	21	24	-	mS
C <sub>ig1-s</sub>	input capacitance at gate 1	f = 1 MHz	-	2.1	2.5	pF
Cos	output capacitance	f = 1 MHz	-	1.05	-	pF
C <sub>rs</sub>	feedback capacitance	f = 1 MHz	-	25	-	fF
C <sub>ig2-s</sub>	input capacitance at gate 2	f = 1 MHz	-	1.2	-	pF
F	noise figure	$f = 200 \text{ MHz}$ $G_s = 2 \text{ mS}$ $B_s = B_{sopt}$	-	0.6	-	dB
F	noise figure	f = 800 MHz G <sub>s</sub> = 3.3 mS B <sub>s</sub> = B <sub>sopt</sub>	-	1	-	dB

April 1995 240

## **BF998R**




Fig.4 Output characteristics;  $V_{G2-S} = 4 \text{ V}$ ;  $T_{amb} = 25 \,^{\circ}\text{C}$ .




Fig.5 Transfer characteristics;  $V_{DS} = 8 \text{ V}$ ;  $T_{amb} = 25 \,^{\circ}\text{C}$ .




Fig.6 Drain current as a function of gate 1 voltage;  $V_{DS} = 8 \text{ V}; V_{G2-S} = 4 \text{ V}; T_{amb} = 25 ^{\circ}\text{C}.$ 




Fig.7 Transfer admittance as a function of drain current;  $V_{DS} = 8 \text{ V}$ ;  $T_{amb} = 25 \, ^{\circ}\text{C}$ .

# Silicon n-channel dual gate MOS-FET

## **BF998R**




Fig.8 Transfer admittance as a function of gate 1 voltage;  $V_{DS}$  = 8 V;  $T_{amb}$  = 25 °C.




Fig.9 Output capacitance as a function of drain-source voltage;  $V_{G2-S}=4$  V; f=1 MHz;  $T_{amb}=25$  °C.




Fig.10 Gate 1 input capacitance as a function of gate 1-source voltage;  $V_{DS}=8$  V;  $V_{G2-S}=4$  V; f=1 MHz;  $T_{amb}=25$  °C.




Fig. 11 Gate 1 input capacitance as a function of gate 2-source voltage;  $V_{DS}=8\ V; V_{G1-S}=0;$  f = 1 MHz;  $T_{amb}=25\ ^{\circ}C.$ 

April 1995 242

## **BF998R**




Fig.12 Input admittance as a function of frequency;  $V_{DS}=8$  V;  $V_{G2-S}=4$  V;  $I_D=10$  mA;  $T_{amb}=25$  °C.




Fig. 13 Feedback admittance as a function of frequency;  $V_{DS}$  = 8 V;  $V_{G2-S}$  = 4 V;  $I_D$  = 10 mA;  $T_{amb}$  = 25 °C.




Fig.14 Transfer admittance as a function of frequency;  $V_{DS} = 8$  V;  $V_{G2-S} = 4$  V;  $I_D = 10$  mA;  $T_{amb} = 25$  °C.





Fig.15 Output admittance as a function of frequency;  $V_{DS}=8$  V;  $V_{G2-S}=4$  V;  $I_D=10$  mA;  $T_{amb}=25$  °C.

# Silicon n-channel dual gate MOS-FET

## **BF998R**



L1 = 45 nH, 4 turns, internal diameter 4 mm, 0.8 mm copper wire.

L2 = 160 nH, 3 turns, internal diameter 8 mm, 0.8 mm copper wire.

Tapped at approximately half a turn from the cold side, to adjust  $G_L = 0.5 \text{ mS}$ .


C1 adjusted for  $G_S = 2$  mS.

Fig.16 Gain control test circuit at f = 200 MHz;  $V_{DD}$  = 12 V;  $G_S$  = 2 mS;  $G_L$  = 0.5 mS.

April 1995 244

# Silicon n-channel dual gate MOS-FET

## **BF998R**



L1 = L4 = 11 turns, internal diameter 3 mm, 0.5 mm copper wire, without spacing;  $\approx$ 200 nH.

L2 = 2 cm, silvered 0.8 mm copper wire, 4 mm above ground plane.

L3 = 2 cm, silvered 0.5 mm copper wire, 4 mm above ground plane.

Fig.17 Gain control test circuit at f = 800 MHz;  $V_{DD} = 12$  V;  $G_S = 3.3$  mS;  $G_L = 1$  mS.




Fig.18 Automatic gain control characteristics measured in circuit of Fig.16;  $V_{DD}$  = 12 V; f = 200 MHz;  $T_{amb}$  = 25 °C.




Fig.19 Automatic gain control characteristics measured in circuit of Fig.17;  $V_{DD}$  = 12 V; f = 800 MHz;  $T_{amb}$  = 25 °C.

# N-channel dual-gate MOS-FET

## BF998WR

#### **FEATURES**

- · High forward transfer admittance
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- · Low noise gain controlled amplifier up to 1 GHz.

#### **APPLICATIONS**

 VHF and UHF applications with 12 V supply voltage, such as television tuners and professional communications equipment.

#### **DESCRIPTION**


Depletion type field-effect transistor in a plastic microminiature SOT343R package with source and substrate interconnected. The transistor is protected against excessive input voltage surges by integrated back-to-back diodes between gates and source.

#### CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

#### **PINNING**

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	92	gate 2
4	g <sub>1</sub>	gate 1



## **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	-	12	٧
I <sub>D</sub>	drain current		-	-	30	mA
P <sub>tot</sub>	total power dissipation		_	-	300	mW
Tj	operating junction temperature		-	-	150	°C
y <sub>fs</sub>	forward transfer admittance		-	24	_	mS
C <sub>ig1-s</sub>	input capacitance at gate 1		_	2.1	-	pF
C <sub>rs</sub>	reverse transfer capacitance	f = 1 MHz	-	25	<b>I</b> -	fF
F	noise figure	f = 800 MHz	<b>I</b> -	1	_	dB

# N-channel dual-gate MOS-FET

BF998WR


## **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	12	V
I <sub>D</sub>	drain current		_	30	mA
l <sub>G1</sub>	gate 1 current		-	±10	mA
I <sub>G2</sub>	gate 2 current		-	±10	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 45 °C; see Fig.2; note 1	-	300	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		-	+150	°C

#### Note

1. Device mounted on a printed-circuit board.



# N-channel dual-gate MOS-FET

BF998WR

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient	note 1	350	K/W
R <sub>th j-s</sub>	thermal resistance from junction to soldering point	note 2; T <sub>s</sub> = 90 °C	200	K/W

#### **Notes**

- 1. Device mounted on a printed-circuit board.
- 2.  $T_s$  is the temperature at the soldering point of the source lead.

## STATIC CHARACTERISTICS

 $T_j = 25$  °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>(BR)G1-SS</sub>	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$ ; $I_{G1-S} = 10 \text{ mA}$	6	20	٧
V <sub>(BR)G2-SS</sub>	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$ ; $I_{G2-S} = 10 \text{ mA}$	6	20	٧
V <sub>(P)G1-S</sub>	gate 1-source cut-off voltage	$V_{G2-S} = 4 \text{ V}; V_{DS} = 8 \text{ V}; I_D = 20 \mu\text{A}$	_	-2.5	V
V <sub>(P)G2-S</sub>	gate 2-source cut-off voltage	$V_{G1-S} = 0$ ; $V_{DS} = 8 \text{ V}$ ; $I_D = 20 \mu A$	-	-2	٧
I <sub>DSS</sub>	drain-source current	$V_{G2-S} = 4 \text{ V}; V_{DS} = 8 \text{ V}; V_{G1-S} = 0$	2	18	mA
I <sub>G1-SS</sub>	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0; V_{G1-S} = 5 V$	<b>I</b> -	50	nA
I <sub>G2-SS</sub>	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0; V_{G2-S} = 5 \text{ V}$	T-	50	nA

## **DYNAMIC CHARACTERISTICS**


Common source;  $T_{amb} = 25$  °C;  $V_{G2-S} = 4$  V;  $I_D = 10$  mA; unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
y <sub>fs</sub>	forward transfer admittance	pulsed; T <sub>j</sub> = 25 °C	22	25	_	mS
C <sub>ig1-s</sub>	input capacitance at gate 1	f = 1 MHz	_	2.1	2.5	pF
C <sub>ig2-s</sub>	input capacitance at gate 2	f = 1 MHz	_	1.2	_	pF
Cos	drain-source capacitance	f = 1 MHz	_	1.05	_	pF
C <sub>rs</sub>	reverse transfer capacitance	f = 1 MHz	_	25	_	fF
F	noise figure	$f = 200 \text{ MHz}; G_S = 2 \text{ mS}; B_S = B_{Sopt}$	_	0.6	_	dB
		$f = 800 \text{ MHz}; G_S = 3.3 \text{ mS}; B_S = B_{Sopt}$	_	1	_	dB


1995 Apr 25 248

# N-channel dual-gate MOS-FET


## BF998WR







Drain current as a function of gate 1 voltage;




 $V_{DS} = 8 \text{ V}; V_{G2} = 4 \text{ V}; T_{amb} = 25 \text{ °C}.$ 

typical values.

# N-channel dual-gate MOS-FET

## BF998WR



 $V_{DS} = 8 \text{ V}; T_{amb} = 25 \,^{\circ}\text{C}.$ 

Fig.7 Forward transfer admittance as a function of gate 1 voltage; typical values.






Fig.8 Output capacitance as a function of drain-source voltage; typical values.



 $V_{DS}$  = 8 V;  $V_{G2-S}$  = 4 V; f = 1 MHz;  $T_{amb}$  = 25 °C.

Fig.9 Gate 1 input capacitance as a function of gate 1-source voltage; typical values.




 $V_{DS} = 8 \text{ V}; V_{G1-S} = 0 \text{ V}; f = 1 \text{ MHz}; T_{amb} = 25 \,^{\circ}\text{C}.$ 

Fig. 10 Gate 1 input capacitance as a function of gate 2-source voltage; typical values.

1995 Apr 25 250

# N-channel dual-gate MOS-FET

### BF998WR



frequency; typical values.







Fig.12 Reverse transfer admittance and phase as a function of frequency; typical values.





# N-channel dual-gate MOS-FET

## BF998WR



 $V_{DD} = 12 \text{ V}$ ;  $G_S = 2 \text{ mS}$ ;  $G_L = 0.5 \text{ mS}$ .

L1 = 45 nH; 4 turns 0.8 mm copper wire, internal diameter 4 mm.


L2 = 160 nH; 3 turns 0.8 mm copper wire, internal diameter 8 mm.

Tapped at approximately half a turn from the cold side, to adjust  $G_L = 0.5$  mS. C1 adjusted for  $G_S = 2$  mS.

Fig.15 Gain control testcircuit at f = 200 MHz.

# N-channel dual-gate MOS-FET

### BF998WR



L1 = L4 = 200 nH; 11 turns 0.5 mm copper wire, without spacing, internal diameter 3 mm.

L2 = 2 cm, silvered 0.8 mm copper wire, 4 mm above ground plane.

L3 = 2 cm, silvered 0.5 mm copper wire, 4 mm above ground plane.

Fig.16 Gain control test circuit at f = 800 MHz.




Fig. 17 Automatic gain control characteristics

measured in circuit of Fig.15.

MGC478  $\Delta G_{tr}$ (dB) -10 lpss= -20 -30 -40 6 V<sub>AGC</sub>(V)  $V_{DD} = 12 \text{ V; f} = 800 \text{ MHz; } T_{amb} = 25 \text{ °C}.$ Fig.18 Automatic gain control characteristics

## BF1100; BF1100R

#### **FEATURES**

- · Specially designed for use at 9 to 12 V supply voltage
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- · Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.

#### **APPLICATIONS**

 VHF and UHF applications such as television tuners and professional communications equipment.

#### DESCRIPTION

Enhancement type field-effect transistor in a plastic microminiature SOT143 or SOT143R package. The transistor consists of an amplifier MOS-FET with source


and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.


#### CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

#### **PINNING**

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	g <sub>2</sub>	gate 2
4	g <sub>1</sub>	gate 1





**QUICK REFERENCE DATA** 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	-	14	V
I <sub>D</sub>	drain current		_	<b> </b> -	30	mA
P <sub>tot</sub>	total power dissipation		_	-	200	mW
T <sub>j</sub>	operating junction temperature		_	-	150	°C
y <sub>fs</sub>	forward transfer admittance		24	28	33	mS
C <sub>ig1-s</sub>	input capacitance at gate 1		-	2.2	2.6	pF
C <sub>rs</sub>	reverse transfer capacitance	f = 1 MHz	_	25	35	fF
F	noise figure	f = 800 MHz	_	2	_	dB

1995 Apr 25 254

BF1100; BF1100R


### **LIMITING VALUES**


In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	14	٧
I <sub>D</sub>	drain current		-	30	mA
I <sub>G1</sub>	gate 1 current		- ,	±10	mA
I <sub>G2</sub>	gate 2 current		_	±10	mA
P <sub>tot</sub>	total power dissipation	see Fig.3			
	BF1100	up to T <sub>amb</sub> = 50 °C; note 1	-	200	mW
	BF1100R	up to T <sub>amb</sub> = 40 °C; note 1	- ,	200	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		-	+150	°C

#### Note

1. Device mounted on a printed-circuit board.





Philips Semiconductors Product specification

# **Dual-gate MOS-FETs**

BF1100; BF1100R

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient	note 1		
	BF1100		500	K/W
	BF1100R		550	K/W
R <sub>th j-s</sub>	thermal resistance from junction to soldering point	note 2		
	BF1100	T <sub>s</sub> = 92 °C	290	K/W
	BF1100R	T <sub>s</sub> = 78 °C	360	K/W

#### **Notes**

- 1. Device mounted on a printed-circuit board.
- 2.  $T_s$  is the temperature at the soldering point of the source lead.

### STATIC CHARACTERISTICS

 $T_i = 25$  °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>(BR)G1-SS</sub>	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$ ; $I_{G1-S} = 1$ mA	13.2	20	٧
V <sub>(BR)G2-SS</sub>	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$ ; $I_{G2-S} = 1$ mA	13.2	20	٧
V <sub>(F)S-G1</sub>	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$ ; $I_{S-G1} = 10 \text{ mA}$	0.5	1.5	٧
V <sub>(F)S-G2</sub>	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$ ; $I_{S-G2} = 10 \text{ mA}$	0.5	1.5	٧
V <sub>G1-S(th)</sub>	gate 1-source threshold voltage	$V_{G2-S} = 4 \text{ V}; V_{DS} = 9 \text{ V};$ $I_D = 20 \mu A$	0.3	1	٧
		$V_{G2-S} = 4 \text{ V}; V_{DS} = 12 \text{ V};$ $I_D = 20 \mu\text{A}$	0.3	1	٧
V <sub>G2-S(th)</sub>	gate 2-source threshold voltage	$V_{G1-S} = 4 \text{ V}; V_{DS} = 9 \text{ V};$ $I_D = 20 \mu\text{A}$	0.3	1.2	V
		$V_{G1-S} = 4 \text{ V}; V_{DS} = 12 \text{ V};$ $I_D = 20 \mu A$	0.3	1.2	V
I <sub>DSX</sub>	drain-source current	$V_{G2-S} = 4 \text{ V}; V_{DS} = 9 \text{ V};$ $R_{G1} = 180 \text{ k}\Omega; \text{ note 1}$	8	13	mA
·		$V_{G2-S} = 4 \text{ V}; V_{DS} = 12 \text{ V};$ $R_{G1} = 250 \text{ k}\Omega; \text{ note } 2$	8	13	mA
I <sub>G1-SS</sub>	gate 1 cut-off current	$V_{G2-S} = V_{DS} = 0; V_{G1-S} = 12 \text{ V}$	_	50	nA
I <sub>G2-SS</sub>	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0$ ; $V_{G2-S} = 12 \text{ V}$	_	50	nA

### Notes

- 1.  $R_{G1}$  connects gate 1 to  $V_{GG} = 9$  V; see Fig.27.
- 2.  $R_{G1}$  connects gate 1 to  $V_{GG} = 12 V$ ; see Fig.27.

1995 Apr 25 256

# BF1100; BF1100R

#### **DYNAMIC CHARACTERISTICS**

Common source;  $T_{amb}$  = 25 °C;  $V_{G2-S}$  = 4 V;  $I_D$  = 10 mA; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
y <sub>fs</sub>	forward transfer admittance	pulsed; T <sub>j</sub> = 25 °C				
		$V_{DS} = 9 V$	24	28	33	mS
		V <sub>DS</sub> = 12 V	24	28	33	mS
C <sub>ig1-s</sub>	input capacitance at gate 1	f = 1 MHz				
		V <sub>DS</sub> = 9 V	-	2.2	2.6	pF
		V <sub>DS</sub> = 12 V	_	2.2	2.6	pF
C <sub>ig2-s</sub>	input capacitance at gate 2	f = 1 MHz				
		V <sub>DS</sub> = 9 V	- :	1.6	-	pF
		V <sub>DS</sub> = 12 V	-	1.4	_	pF
Cos	drain-source capacitance	f = 1 MHz				
		V <sub>DS</sub> = 9 V	- ,	1.4	1.8	pF
		V <sub>DS</sub> = 12 V	-	1.1	1.5	pF
C <sub>rs</sub>	reverse transfer capacitance	f = 1 MHz				
		V <sub>DS</sub> = 9 V	-	25	35	fF
		V <sub>DS</sub> = 12 V	-	25	35	fF
F	noise figure	$f = 800 \text{ MHz}$ ; $G_S = G_{Sopt}$ ; $B_S = B_{Sopt}$				
		V <sub>DS</sub> = 9 V	-	2	2.8	dB
		V <sub>DS</sub> = 12 V	<u> </u>	2	2.8	dB





Fig.5 Gain reduction as a function of the AGC voltage; typical values.



- (1)  $R_G = 250 \text{ k}\Omega \text{ to } V_{GG} = 12 \text{ V}$
- (2)  $R_G = 180 \text{ k}\Omega$  to  $V_{GG} = 9 \text{ V}$
- $f_w = 50$  MHz;  $f_{unw} = 60$  MHz;  $T_{amb} = 25$  °C.


Fig.6 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical values; see Fig.27.


f = 50 MHz. $T_i = 25 \,^{\circ}\text{C}.$ 


Product specification


## **Dual-gate MOS-FETs**

## BF1100; BF1100R









voltage; typical values.

Gate 1 current as a function of gate 1




Fig.11 Drain current as a function of gate 1 current; typical values.







Fig.12 Drain current as a function of gate 1 supply voltage (=  $V_{GG}$ ) and drain supply voltage; typical values; see Fig.27.





## BF1100; BF1100R



 $R_{G1} = 180 \text{ k}\Omega$  (connected to  $V_{GG}$ ).  $T_i = 25$  °C.

Fig.15 Gate 1 current as a function of gate 2 voltage; typical values.






Fig.16 Gate 1 current as a function of gate 2 voltage; typical values.



 $V_{DS} = 9 V.$  $R_{G1}$  = 180 k $\Omega$  (connected to  $V_{GG}$ ). T<sub>i</sub> = 25 °C.

Fig.17 Drain current as a function of the gate 2 voltage; typical values; see Fig.27.



 $V_{DS} = 12 V.$ 

 $R_{G1} = 250 \text{ k}\Omega$  (connected to  $V_{GG}$ ).

T<sub>i</sub> = 25 °C.

Fig.18 Drain current as a function of the gate 2 voltage; typical values; see Fig.27.




Fig.19 Input admittance as a function of frequency; typical values.






Fig.20 Reverse transfer admittance and phase as a function of frequency; typical values.





Philips Semiconductors Product specification

## **Dual-gate MOS-FETs**




Fig.23 Input admittance as a function of frequency; typical values.







Fig.24 Reverse transfer admittance and phase as a function of frequency; typical values.







BF1100; BF1100R

**Table 1** Scattering parameters:  $V_{DS} = 9 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ 

f	s <sub>11</sub>	``	s <sub>21</sub>		S <sub>12</sub>		S <sub>22</sub>	1,141
(MHz)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.986	-3.6	2.528	174.4	0.001	63.7	1.000	-2.0
100	0.983	-7.4	2.531	169.8	0.001	80.7	1.000	-4.2
200	0.974	-14.7	2.490	159.5	0.002	81.0	0.996	-8.1
300	0.960	-21.8	2.446	149.8	0.002	80.3	0.994	-11.9
400	0.953	-28.7	2.412	139.8	0.003	76.3	0.992	-15.7
500	0.933	-35.4	2.341	130.1	0.003	76.5	0.987	-19.4
600	0.915	-42.0	2.283	120.4	0.004	79.0	0.984	-23.0
700	0.895	-47.9	2.205	111.6	0.003	81.5	0.981	-26.7
800	0.880	-53.5	2.146	102.9	0.003	90.8	0.978	-30.3
900	0.864	-59.6	2.087	93.4	0.003	106.6	0.974	-33.9
1000	0.839	-65.0	1.998	84.4	0.003	135.4	0.971	-37.6

**Table 2** Noise data:  $V_{DS} = 9 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ 

f	F <sub>min</sub>	$\Gamma_{opt}$		
(MHz)	(dB)	(ratio)	(deg)	<sup>t</sup> n
800	2.00	0.67	43.9	0.89

**Table 3** Scattering parameters:  $V_{DS} = 12 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ 

	r							
	S <sub>11</sub>		S <sub>21</sub>		S <sub>12</sub>		S <sub>22</sub>	
(MHz)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.986	-3.7	2.478	174.7	0.001	72.2	1.000	-1.6
100	0.984	-7.4	2.480	170.3	0.001	80.9	1.000	-3.5
200	0.974	-14.6	2.440	160.6	0.002	82.7	0.997	-6.6
300	0.960	-21.8	2.400	151.4	0.002	79.9	0.996	-9.7
400	0.953	-28.7	2.371	141.9	0.003	77.7	0.994	-12.8
500	0.933	-35.3	2.306	132.7	0.003	77.1	0.991	-15.8
600	0.915	-41.9	2.255	123.6	0.004	77.1	0.989	-18.7
700	0.894	-47.8	2.183	115.3	0.004	79.3	0.986	-21.7
800	0.879	-53.5	2.131	107.2	0.003	83.9	0.984	-24.6
900	0.863	-59.5	2.080	98.2	0.003	95.1	0.982	-27.5
1000	0.838	-65.0	1.999	89.7	0.003	115.8	0.980	-30.4

**Table 4** Noise data:  $V_{DS} = 12 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ 

f	F <sub>min</sub>	$\Gamma_{opt}$		_
(MHz)	(dB)	(ratio)	(deg)	'n
800	2.00	0.66	43.3	0.97

264

### **BF1100WR**

#### **FEATURES**

- · Specially designed for use at 9 to 12 V supply voltage
- Short channel transistor with high forward transfer admittance to input capacitance ratio
- · Low noise gain controlled amplifier up to 1 GHz
- Superior cross-modulation performance during AGC.

#### **APPLICATIONS**

 VHF and UHF applications such as television tuners and professional communications equipment.

#### DESCRIPTION


Enhancement type field-effect transistor in a plastic microminiature SOT343R package. The transistor consists of an amplifier MOS-FET with source and substrate interconnected and an internal bias circuit to ensure good cross-modulation performance during AGC.

#### CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

#### PINNING

PIN	SYMBOL	DESCRIPTION
1	s, b	source
2	d	drain
3	92	gate 2
4	g <sub>1</sub>	gate 1



#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	_	14	V
I <sub>D</sub>	drain current		_	1-	30	mA
P <sub>tot</sub>	total power dissipation		-	_	280	mW
Tj	operating junction temperature		_	_	150	°C
y <sub>fs</sub>	forward transfer admittance		24	28	33	mS
C <sub>ig1-s</sub>	input capacitance at gate 1		1-	2.2	2.6	pF
C <sub>rs</sub>	reverse transfer capacitance	f = 1 MHz	-	25	35	fF
F	noise figure	f = 800 MHz	-	2	1-	dB

**BF1100WR** 


### **LIMITING VALUES**


In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		- 1	14	V
ID	drain current		-	30	mA
I <sub>G1</sub>	gate 1 current		-	±10	mA
I <sub>G2</sub>	gate 2 current		-	±10	mA
P <sub>tot</sub>	total power dissipation	see Fig.2; up to T <sub>amb</sub> = 50 °C; note 1	-	280	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		_	+150	°C

#### Note

1. Device mounted on a printed-circuit board.





BF1100WR

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient	note 1	350	K/W
R <sub>th j-s</sub>	thermal resistance from junction to soldering point	T <sub>s</sub> = 91 °C; note 2	210	K/W

#### **Notes**

- 1. Device mounted on a printed-circuit board.
- 2.  $T_s$  is the temperature at the soldering point of the source lead.

### STATIC CHARACTERISTICS

T<sub>i</sub> = 25 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>(BR)G1-SS</sub>	gate 1-source breakdown voltage	$V_{G2-S} = V_{DS} = 0$ ; $I_{G1-S} = 1$ mA	13.2	20	V
V <sub>(BR)G2-SS</sub>	gate 2-source breakdown voltage	$V_{G1-S} = V_{DS} = 0$ ; $I_{G2-S} = 1$ mA	13.2	20	V
V <sub>(F)S-G1</sub>	forward source-gate 1 voltage	$V_{G2-S} = V_{DS} = 0$ ; $I_{S-G1} = 10 \text{ mA}$	0.5	1.5	٧
V <sub>(F)S-G2</sub>	forward source-gate 2 voltage	$V_{G1-S} = V_{DS} = 0$ ; $I_{S-G2} = 10 \text{ mA}$	0.5	1.5	V
V <sub>G1-S(th)</sub>	gate 1-source threshold voltage	$V_{G2-S} = 4 \text{ V}; V_{DS} = 9 \text{ V};$ $I_D = 20 \mu\text{A}$	0.3	1	V
		$V_{G2-S} = 4 \text{ V}; V_{DS} = 12 \text{ V};$ $I_D = 20 \mu\text{A}$	0.3	1	V
V <sub>G2-S(th)</sub>	gate 2-source threshold voltage	$V_{G1-S} = 4 \text{ V}; V_{DS} = 9 \text{ V};$ $I_D = 20 \mu\text{A}$	0.3	1.2	V
		$V_{G1-S} = 4 \text{ V}; V_{DS} = 12 \text{ V};$ $I_D = 20 \mu\text{A}$	0.3	1.2	V
I <sub>DSX</sub>	drain-source current	$V_{G2-S} = 4 \text{ V}; V_{DS} = 9 \text{ V};$ $R_{G1} = 180 \text{ k}\Omega; \text{ note 1}$	8	13	mA
		$V_{G2-S} = 4 \text{ V}; V_{DS} = 12 \text{ V};$ $R_{G1} = 250 \text{ k}\Omega; \text{ note } 2$	8	13	mA
I <sub>G1-SS</sub>	gate 1 cut-off current	V <sub>G2-S</sub> = V <sub>DS</sub> = 0; V <sub>G1-S</sub> = 12 V	-	50	nA
I <sub>G2-SS</sub>	gate 2 cut-off current	$V_{G1-S} = V_{DS} = 0; V_{G2-S} = 12 \text{ V}$	<b>-</b>	50	nA

### **Notes**


- 1.  $R_{G1}$  connects gate 1 to  $V_{GG} = 9 V$ ; see Fig.26.
- 2.  $R_{G1}$  connects gate 1 to  $V_{GG}$  = 12 V; see Fig.26.

### **BF1100WR**

#### **DYNAMIC CHARACTERISTICS**


Common source;  $T_{amb}$  = 25 °C;  $V_{G2-S}$  = 4 V;  $I_D$  = 10 mA; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
y <sub>fs</sub>	forward transfer admittance	pulsed; T <sub>j</sub> = 25 °C				
		V <sub>DS</sub> = 9 V	24	28	33	mS
		V <sub>DS</sub> = 12 V	24	28	33	mS
C <sub>ig1-s</sub>	input capacitance at gate 1	f = 1 MHz				
		V <sub>DS</sub> = 9 V	-	2.2	2.6	pF
		V <sub>DS</sub> = 12 V	_	2.2	2.6	pF
C <sub>ig2-s</sub>	input capacitance at gate 2	f = 1 MHz				
		V <sub>DS</sub> = 9 V	-	1.6	-	pF
		V <sub>DS</sub> = 12 V	-	1.4	_	pF
Cos	drain-source capacitance	f = 1 MHz				
		V <sub>DS</sub> = 9 V	-	1.4	1.8	pF
		V <sub>DS</sub> = 12 V	_	1.1	1.5	pF
C <sub>rs</sub>	reverse transfer capacitance	f = 1 MHz				
		V <sub>DS</sub> = 9 V	-	25	35	fF
		V <sub>DS</sub> = 12 V	-	25	35	fF
F	noise figure	$f = 800 \text{ MHz}$ ; $G_S = G_{Sopt}$ ; $B_S = B_{Sopt}$				
		V <sub>DS</sub> = 9 V	-	2	2.8	dB
		V <sub>DS</sub> = 12 V	_	2	2.8	dB



f = 50 MHz. T<sub>i</sub> = 25 °C.

Fig.4 Gain reduction as a function of the AGC voltage; typical values.




(1)  $R_G = 250 \text{ k}\Omega$  to  $V_{GG} = 12 \text{ V}$ .


(2)  $R_G$  = 180 k $\Omega$  to  $V_{GG}$  = 9 V.  $f_w$  = 50 MHz;  $f_{unw}$  = 60 MHz;  $T_{amb}$  = 25 °C.


Fig.5 Unwanted voltage for 1% cross-modulation as a function of gain reduction; typical


values; see Fig.26.

### **BF1100WR**










269

Philips Semiconductors Product specification

# **Dual-gate MOS-FET**

**BF1100WR** 



 $V_{DS} = 9 \text{ to } 12 \text{ V}.$ 

 $V_{G2-S} = 4 V.$ 

 $T_j = 25$  °C.

Fig.10 Drain current as a function of gate 1 current; typical values.






Fig.11 Drain current as a function of gate 1 supply voltage (=  $V_{GG}$ ) and drain supply voltage; typical values; see Fig.26.



$$\begin{split} V_{DS} &= 9 \text{ V; } V_{G2\text{-}S} = 4 \text{ V.} \\ R_{G1} &= 180 \text{ k}\Omega \text{ (connected to } V_{GG}); T_j = 25 \text{ °C.} \end{split}$$

Fig.12 Drain current as a function of gate 1 voltage (= V<sub>GG</sub>); typical values; see Fig.26.




 $V_{DS} = 12 \text{ V; } V_{G2-S} = 4 \text{ V.}$ 

 $R_{G1}$  = 250 k $\Omega$  (connected to  $V_{GG}$ );  $T_i$  = 25 °C.

Fig.13 Drain current as a function of gate 1 voltage (= V<sub>GG</sub>); typical values; see Fig.26.


### **BF1100WR**



 $V_{DS} = 9 V$ .

 $R_{G1} = 180 \text{ k}\Omega$  (connected to  $V_{GG}$ );  $T_i = 25 \,^{\circ}\text{C}$ .


Fig.14 Gate 1 current as a function of gate 2 voltage; typical values.



V<sub>DS</sub> = 12 V.

 $R_{G1} = 250 \text{ k}\Omega$  (connected to  $V_{GG}$ );  $T_i = 25 \text{ °C}$ .


Fig.15 Gate 1 current as a function of gate 2 voltage; typical values.



 $V_{DS} = 9 V.$ 

 $R_{G1}$  = 180 k $\Omega$  (connected to  $V_{GG}$ );  $T_i$  = 25 °C.

Fig.16 Drain current as a function of the gate 2 voltage; typical values; see Fig.26.



V<sub>DS</sub> = 12 V.

 $R_{G1} = 250 \text{ k}\Omega$  (connected to  $V_{GG}$ );  $T_i = 25 \text{ °C}$ .

Fig.17 Drain current as a function of the gate 2 voltage; typical values; see Fig.26.

Philips Semiconductors Product specification

# **Dual-gate MOS-FET**

## **BF1100WR**




Fig.18 Input admittance as a function of frequency; typical values.




Fig. 19 Reverse transfer admittance and phase as a function of frequency; typical values.





Fig.20 Forward transfer admittance and phase as a function of frequency; typical values.



## **BF1100WR**




Fig.22 Input admittance as a function of frequency; typical values.







Fig.23 Reverse transfer admittance and phase as a function of frequency; typical values.





## **BF1100WR**



For  $V_{GG} = V_{DS} = 9$  V,  $R_{G=}$  180 k $\Omega$ . For  $V_{GG} = V_{DS} = 12$  V,  $R_{G=}$  250 k $\Omega$ .

Fig.26 Cross-modulation test circuit.

## **BF1100WR**

**Table 1** Scattering parameters:  $V_{DS} = 9 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ 

f	s <sub>11</sub>		s <sub>21</sub>		s <sub>12</sub>		S <sub>22</sub>	
(MHz)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.985	-3.9	2.618	175.1	0.001	137.9	1.000	-1.9
100	0.981	-7.3	2.602	170.5	0.001	80.4	0.999	-4.0
200	0.975	-14.4	2.577	160.7	0.002	74.0	0.995	-7.6
300	0.965	-21.6	2.555	151.6	0.002	79.3	0.994	-11.3
400	0.947	-28.3	2.513	141.8	0.003	80.5	0.992	-15.0
500	0.927	-34.9	2.449	133.4	0.003	82.8	0.988	-18.5
600	0.913	-41.7	2.339	124.6	0.003	78.9	0.984	-22.0
700	0.890	-47.9	2.361	115.4	0.003	80.6	0.982	-25.3
800	0.869	-54.0	2.302	106.4	0.003	93.9	0.979	-28.8
900	0.845	-59.7	2.228	97.6	0.003	104.8	0.976	-32.1
1000	0.823	-65.4	2.167	89.6	0.003	129.3	0.974	-35.5

**Table 2** Noise data:  $V_{DS} = 9 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ 

f	F <sub>min</sub>	Г	opt	_
(MHz)	(dB)	(ratio)	(deg)	'n
800	2.00	0.67	43.9	0.89

**Table 3** Scattering parameters:  $V_{DS} = 12 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ 

	S <sub>11</sub>		s <sub>21</sub>		s <sub>12</sub>		S <sub>22</sub>	
(MHz)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)	MAGNITUDE (ratio)	ANGLE (deg)
50	0.985	-3.7	2.576	175.3	0.000	125.0	1.000	-1.6
100	0.980	-7.4	2.563	170.9	0.001	111.2	1.000	-3.3
200	0.973	-14.6	2.541	161.6	0.002	83.0	0.997	-6.4
300	0.962	-21.5	2.519	152.9	0.002	85.2	0.996	-9.3
400	0.946	-28.5	2.479	143.5	0.003	79.4	0.995	-12.4
500	0.929	-35.0	2.419	135.5	0.003	78.2	0.991	-15.3
600	0.912	-41.6	2.373	127.2	0.003	80.0	0.989	-18.1
700	0.895	-47.8	2.336	118.7	0.003	83.4	0.987	-20.9
800	0.868	-53.8	2.284	110.0	0.003	91.3	0.985	-23.7
900	0.845	-59.8	2.213	101.6	0.003	95.9	0.983	-26.5
1000	0.823	-65.7	2.160	94.1	0.003	112.2	0.981	-29.3

**Table 4** Noise data:  $V_{DS} = 12 \text{ V}$ ;  $V_{G2-S} = 4 \text{ V}$ ;  $I_D = 10 \text{ mA}$ 

f	F <sub>min</sub>	$\Gamma_{c}$	ppt	
(MHz)	(dB)	(ratio)	(deg)	ıu
800	2.00	0.66	43.3	0.97

275

## N-CHANNEL INSULATED GATE MOS-FET

Depletion type field-effect transistor in a TO-72 metal envelope with the substrate connected to the case. It is intended for linear applications in the audio as well as the i.f. and v.h.f. frequency region, and in cases where high input impedance, low gate leakage currents and low noise figures are of importance.

### **QUICK REFERENCE DATA**

Drain-substrate voltage	$V_{DB}$	max.	30 V
Gate-substrate voltage (continuous)	± V <sub>GB</sub>	max.	10 V
Drain current			
$V_{DS} = 15 \text{ V}; V_{GS} = 0$	IDSS	10	) to 40 mA
Transfer admittance			
$I_{D} = 5 \text{ mA}; V_{DS} = 15 \text{ V}; f = 1 \text{ kHz}$	Yfs	>	6 mS
Feedback capacitance			
$I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; f = 1 \text{ MHz}$	C <sub>rs</sub>	<	0,7 pF
Noise figure at f = 200 MHz			
$I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; T_{amb} = 25 \text{ °C}$	_	_	
$G_S = 1 \text{ mS}; B_S = B_{Sopt}$	F	<	5 dB
Equivalent noise voltage at f = 1 kHz			100 11/
$I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; T_{amb} = 25 \text{ °C}$	V <sub>n</sub> ∕√B	typ.	100 nV/√Hz

#### MECHANICAL DATA

Dimensions in mm

Fig. 1 TO-72.

### Pinning


1 = drain


2 = source

3 = gate

4 = substrate (b) connected to case







Accessories: 56246 (distance disc).

#### Note

To safeguard the gates against damage due to accumulation of static charge during transport or handling, the leads are encircled by a ring of conductive rubber which should be removed just after the transistor is soldered into the circuit.

### **RATINGS**

Limiting values	in accordance with	the Absolute Maximum	System (IEC 134)

· · · · · · · · · · · · · · · · · · ·	,		
Drain-substrate voltage	$V_{DB}$	max.	30 V
Source-substrate voltage	$v_SB$	max.	30 V
Gate-substrate voltage (continuous)	$^{\pm} V_{GB}$	max.	10 V
Repetitive peak gate to all other terminals voltage $V_{SB} = V_{DB} = 0$ ; f > 100 Hz	$v_{G-N}$	max. min.	15 V -15 V
Drain current (d.c.)	1 <sub>D</sub>	max.	20 mA
Drain current (peak value) $t_p = 20 \text{ ms}$ ; $\delta = 0.1$	<sup>I</sup> DM	max.	50 mA
Total power dissipation up to T <sub>amb</sub> = 25 °C	$P_{tot}$	max.	200 mW
Storage temperature	$T_{stg}$	65 to +	- 125 °C
Junction temperature	Tj	max.	125 °C

### THERMAL RESISTANCE

From junction to ambient in free air	R <sub>th j-a</sub> =	500 K/W
--------------------------------------	-----------------------	---------

#### **CHARACTERISTICS** T<sub>i</sub> = 25 °C unless otherwise specified Gate currents; $V_{BS} = 0$ $-V_{GS} = 10 \text{ V; } V_{DS} = 0$ -IGSS 10 pA $V_{GS} = 10 \text{ V}; V_{DS} = 0$ IGSS 10 pA $-V_{GS} = 10 \text{ V}; V_{DS} = 0; T_1 = 125 \,{}^{o}\text{C}$ -I<sub>GSS</sub> < 200 pA $V_{GS} = 10 \text{ V}; V_{DS} = 0; T_{i} = 125 \,{}^{o}\text{C}$ IGSS < 200 pA Bulk currents; VGB = 0 $-V_{BD} = 30 \text{ V; Is} = 0$ -IBDO 10 μA $-V_{BS} = 30 \text{ V; ID} = 0$ -I<sub>BSO</sub> < 10 μA Drain current 10 to 40 mA $V_{DS} = 15 \text{ V}; V_{GS} = 0$ IDSS Gate-source voltage $I_D = 100 \text{ nA}; V_{DS} = 15 \text{ V}$ $-V_{GS}$ 0.5 to 3.5 V y parameters $I_D = 5 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$ ; $T_{amb} = 25 \text{ °C}$ Transfer admittance at f = 1 kHz 6 mS |Yfs| Output admittance at f = 1 kHz|Yos| 0.4mS $C_{is}$ 5 pF Input capacitance at f = 1 MHz

Noise figure at f = 200 MHz

Output capacitance

$$I_D$$
 = 5 mA;  $V_{DS}$  = 15 V;  $T_{amb}$  = 25 °C

Feedback capacitance at f = 1 MHz

$$G_S = 1 \text{ mS}$$
;  $B_S = B_{Sopt}$ 

Equivalent noise voltage 
$$T_{amb} = 25$$
 °C

at f = 1 MHz

$$I_D = 5 \text{ mA}; V_{DS} = 15 \text{ V}; f = 120 \text{ Hz}$$
 $T_{amb} = 25 \text{ }^{\circ}\text{C}$ 
 $f = 1 \text{ kHz}$ 
 $f = 10 \text{ kHz}$ 

$$V_n/\sqrt{B}$$
 typ. 300

 $C_{rs}$ 

 $C_{OS}$ 

F

$$V_n/\sqrt{B}$$
 typ. 300 nV/Hz  
 $V_n/\sqrt{B}$  typ. 100 nV/ $\sqrt{Hz}$   
 $V_n/\sqrt{B}$  typ. 35 nV/ $\sqrt{Hz}$ 


0.7


5


pF


pF


ďΒ






























## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Planar epitaxial symmetrical junction field effect transistor in a microminiature plastic envelope. It is intended for low level general purpose amplifiers in thick and thin-film circuits.

### **QUICK REFERENCE DATA**

Drain-source voltage Gate-source voltage (open drain)	± V <sub>DS</sub> -V <sub>GSO</sub>	max.	25 25		V
Total power dissipation up to $T_{amb} = 40$ °C	P <sub>tot</sub>	max.	2	mW	
Drain current V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	IDSS	min. max.	BFR30 4 10	1 5	mA mA
Transfer admittance (common source) $I_D = 1 \text{ mA}$ ; $V_{DS} = 10 \text{ V}$ ; $f = 1 \text{ kHz}$	Yfs	min. max.	1.0 4.0	1.5 4.5	mS mS



Note: Drain and source are interchangeable.

See also Soldering recommendations.

RATINGS					
Limiting values in accordance with the Absolute M	aximum Syste	m (IEC	134)		
Drain-source voltage	$^{\pm}$ V <sub>DS</sub>	max.	25		V
Drain-gate voltage (open source)	$V_{DGO}$	max.	2	25	, V
Gate-source voltage (open drain)	-V <sub>GSO</sub>	max.	2	25	V
Drain current	ID	max.		10	mA
Gate current	IG	max.	5		mA
Total power dissipation up to $T_{amb} = 40  {}^{\circ}C^*$	$P_{tot}$	max.	250		mW
Storage temperature range	$T_{stg}$	-65 to + 150			oC
Junction temperature	Τj	max.	nax. 150		oC
THERMAL RESISTANCE					
From junction to ambient*	R <sub>th j-a</sub>	=	430		K/W
	, .				
CHARACTERISTICS					
T <sub>j</sub> = 25 °C unless otherwise specified			05000	l prp24	
Gate cut-off current			BFR30	BFR31	
$-V_{GS} = 10 \text{ V; } V_{DS} = 0$	-I <sub>GSS</sub>	max.	0.2	0.2	nΑ
Drain current		min.	4	1	mΑ
$V_{DS} = 10 \text{ V}; V_{GS} = 0$	DSS	max.	10	5	mΑ
Gate-source voltage		min.	0.7	0	V
$I_D = 1 \text{ mA}; V_{DS} = 10 \text{ V}$	$-v_{GS}$	max.	3.0	1.3	V
$I_D = 50 \mu A; V_{DS} = 10 V$	$-v_GS$	max.	4.0	2.0	V
Gate-source cut-off voltage					
$I_D = 0.5 \text{ nA; } V_{DS} = 10 \text{ V}$	−V(P)GS	max.	5	2.5	٧
y parameters					
Transfer admittance at $f = 1 \text{ kHz}$ ; $T_{amb} = 25 ^{\circ}\text{C}$		min.	1.0	1.5	mS
$I_D = 1 \text{ mA}; V_{DS} = 10 \text{ V}$	Yfs	max.	4.0	4.5	mS
$I_D = 200 \mu\text{A};  V_{DS} = 10 \text{V}$	Yfs	min.	0.5	0.75	mS
Output admittance at f = 1 kHz					
$I_D = 1 \text{ mA}; V_{DS} = 10 \text{ V}$	Yos	max.	40	25	μS
$I_D = 200 \mu\text{A}; V_{DS} = 10 \text{V}$	Yos	max.	20	15	μS

<sup>\*</sup> Mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

#### y parameters (continued)

January and address of C. 4 Mills			BFR30	BFR31	
Input capacitance at f = 1 MHz ID = 1 mA; VDS = 10 V	C.	may	4	4	- E
10 - 1 111A, VDS - 10 V	$c_{is}$	max.		4	рF
$I_D = 200 \mu A; V_{DS} = 10 V$	$c_{is}$	max.	4	4	рF
Feedback capacitance at f = 1 MHz; T <sub>amb</sub> = 25 °C					
$I_D = 1 \text{ mA}; V_{DS} = 10 \text{ V}$	$C_{rs}$	max.	1.5	1.5	рF
$I_D = 200 \mu\text{A}; V_{DS} = 10 \text{V}$	$c_{rs}$	max.	1.5	1.5	pF
Equivalent noise voltage					
$I_D = 200 \mu A; V_{DS} = 10 V$					
B = 0.6 to 100 Hz	$v_n$	max.	0.5	0.5	μV




Fig.2 Power derating curve.




Fig.3.




Fig.4.





Fig.5.






Fig.6. Fig.7.





Fig.8.






Fig.10.




Fig.11.




Fig.12.

Fig.13.




Fig. 14.





Fig. 15.

### N-CHANNEL SILICON FET

Symmetrical n-channel silicon epitaxial planar junction field-effect transistor in a microminiature plastic envelope. The transistor is intended for low level general purpose amplifiers in thick and thin-film circuits.

#### **QUICK REFERENCE DATA**

Drain-source voltage	±V <sub>DS</sub>	max.	25 V
Gate-source voltage (open drain)	-V <sub>GSO</sub>	max.	25 V
Total power dissipation up to T <sub>amb</sub> = 40 °C	P <sub>tot</sub>	max.	250 mW
Drain current $V_{DS} = 10 \text{ V}; V_{GS} = 0$	IDSS	> <	0,2 mA 1.5 mA
Transfer admittance (common source) $I_D = 0.2 \text{ mA}; V_{DS} = 10 \text{ V}; f = 1 \text{ kHz}$	y <sub>fs</sub>	>	0,5 mS
Equivalent noise voltage $V_{DS}$ = 10 V; $I_{D}$ = 200 $\mu$ A; B = 0,6 to 100 Hz	$V_n$	<	0,5 μV



Note: Drain and source are interchangeable.

### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	±VDS	max.	25	٧
Drain-gate voltage (open source)	$V_{DGO}$	max.	25	٧
Gate-source voltage (open drain)	-V <sub>GSO</sub>	max.	25	V
Drain current	ID	max.	10	mΑ
Gate current	IG	max.	5	mΑ
Total power dissipation up to T <sub>amb</sub> = 40 °C *	P <sub>tot</sub>	max.	250	mW
Storage temperature range	$T_{stg}$	-65 to	+150	оС
Junction temperature	$T_{j}$	max.	150	оС
THERMAL RESISTANCE				
From junction to ambient*	R <sub>th j-a</sub>	= 1	430	K/W
CHARACTERISTICS				
T <sub>j</sub> = 25 °C unless otherwise specified				
Gate cut-off current -V <sub>GS</sub> = 10 V; V <sub>DS</sub> = 0	-I <sub>GSS</sub>	<	0,2	nA
Drain current $V_{DS} = 10 \text{ V}; V_{GS} = 0$	DSS	> <		mA mA
Gate-source voltage $I_D = 50 \mu A$ ; $V_{DS} = 10 V$	-V <sub>GS</sub>	> <	0,1 1,0	
Gate-source cut-off voltage I <sub>D</sub> = 0,5 nA; V <sub>DS</sub> = 10 V	-V <sub>(P)GS</sub>	<	1,2	٧
y-parameters at $f = 1 \text{ kHz}$ ; $V_{DS} = 10 \text{ V}$ ; $V_{GS} = 0$ ; $T_{amb} = 25 \text{ °C}$ Transfer admittance Output admittance	y <sub>fs</sub>    y <sub>os</sub>	> <	•	mS μS
$V_{DS}$ = 10 V; $I_{D}$ = 200 $\mu$ A; $T_{amb}$ = 25 °C Transfer admittance Output admittance	ly <sub>fs</sub>    y <sub>os</sub>	> <		mS μS

<sup>\*</sup> Mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.

Input capacitance at f = 1 MHz;			
V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0; T <sub>amb</sub> = 25 °C	Cis	<	5 pF
Feedback capacitance at f = 1 MHz;			
$V_{DS} = 10 \text{ V}; V_{GS} = 0; T_{amb} = 25 \text{ °C}$	C <sub>rs</sub>	<	1,5 pF
Equivalent noise voltage			
$V_{DS} = 10 \text{ V}; I_D = 200 \mu\text{A}; T_{amb} = 25 ^{\circ}\text{C}$			
B = 0,6 to 100 Hz	$v_n$	<	0,5 μV







Fig.2 Power derating curve.



April 1991








Fig. 8

Fig. 6  $|y_{fs}|$  versus  $I_D$ .  $V_{DS} = 10 \text{ V; } f = 1 \text{ kHz; } T_{amb} = 25 \text{ °C.}$ 

Fig. 7  $|y_{OS}|$  versus  $I_D$ .  $V_{DS}$  = 10 V; f = 1 kHz;  $T_{amb}$  = 25 °C.

Fig. 8  $|y_{OS}|$  versus  $V_{DS}$ .  $I_D$  = 0,4 mA; f = 1 kHz;  $T_{amb}$  = 25 °C.





Fig. 9






Fig. 9 Typical values.  $V_{DS} = 10 \text{ V}, T_{amb} = 25 \text{ }^{o}\text{C}.$ 

$$V_{DS} = 10 \text{ V}, T_{amb} = 25 \text{ °C}.$$

Fig. 11 I<sub>GSS</sub> versus 
$$T_j$$
.  
 $-V_{GSS} = 10V$ ;  $V_{DS} = 0$ .




Fig. 12  $V_{DS} = 10 V$ ;  $I_D = 0.2 \text{ mA}$ ;  $T_{amb} = 25 \text{ °C}$ .




Fig. 13  $V_{DS}$  = 10 V;  $I_D$  = 0,2 mA;  $T_{amb}$  = 25  $^{o}$ C.

### BFU308/309/310


#### **FEATURES**

- · Low noise
- Interchangeability of drain and source connections
- · High gain.

#### **DESCRIPTION**

Silicon symmetrical n-channel junction FETs in a TO-18 envelope. They are intended for use in UHF/VHF amplifiers, oscillators and mixers.

#### **PIN CONFIGURATION**



#### **PINNING - TO-18**

PIN	DESCRIPTION
1	source
2	drain
3	gate

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
±V <sub>DS</sub>	drain-source voltage		_	25	٧
I <sub>DSS</sub>	drain current	V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0			
	BFU308		12	60	mA
	BFU309		12	30	mA
	BFU310		24	60	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 50 °C	<u> </u>	275	mW
-V <sub>GS(off)</sub>	gate-source cut-off voltage	$V_{DS} = 10 \text{ V};$ $I_{D} = 1  \mu\text{A}$			
	BFU308		1	6.5	V
	BFU309		1	4	V
	BFU310		2	6.5	V
Y <sub>fs</sub>	common-source transfer admittance	$V_{DS} = 10 \text{ V};$ $I_D = 10 \text{ mA}$	10	_	mS

BFU308/309/310

#### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
±V <sub>DS</sub>	drain-source voltage		-	25	V
-V <sub>GSO</sub>	gate-source voltage		-	25	٧
-V <sub>GDO</sub>	gate-drain voltage		-	25	V
l <sub>G</sub>	forward gate current	DC value	-	50	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 50 °C	_	275	mW
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>i</sub>	junction temperature		1-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th i-a</sub>	from junction to ambient	360	K/W
1	(note 1)		

#### Note

 Device mounted on a printed-circuit board, maximum lead length 4 mm, mounting pad for the drain lead minimum 10 x 10 mm.

BFU308/309/310

#### STATIC CHARACTERISTICS

 $T_i = 25$  °C.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
-V <sub>(BR)GSS</sub>	gate-source breakdown voltage	$-I_G = 1 \mu A$ $V_{DS} = 0$	-	-	25	٧
I <sub>DSS</sub>	drain current	V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0				
	BFU308		12	-	60	mA
	BFU309		12	-	30	mA
	BFU310		24	-	60	mA
-l <sub>gss</sub>	reverse gate leakage current	-V <sub>GS</sub> = 15 V; V <sub>DS</sub> = 0	-	-	1	nA
$V_{GSS}$	gate-source forward voltage	$V_{DS} = 0;$ $I_G = 1 \text{ mA}$	-	-	1	٧
-V <sub>GS(off)</sub>	gate-source cut-off voltage	$V_{DS} = 10 \text{ V};$ $I_D = 1 \mu A$				
	BFU308		1	_	6.5	V
	BFU309		1	-	4	v
	BFU310		2	_	6.5	v
R <sub>DS(on)</sub>	drain-source on-resistance	$V_{DS} = 100 \text{ mV};$ $V_{GS} = 0$	V <sub>DS</sub> = 100 mV; – 5		-	Ω
IY <sub>fs</sub> I	common-source transfer admittance	$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA}$	10	-	-	mS
IYosl	common-source output admittance	$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA}$	-	-	250	μS


### BFU308/309/310

#### **DYNAMIC CHARACTERISTICS**

T<sub>i</sub> = 25 °C.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
C <sub>is</sub>	input capacitance	V <sub>DS</sub> = 10 V; -V <sub>GS</sub> = 10 V; f = 1 MHz	3	5	pF
		$V_{DS} = 10 \text{ V};$ $-V_{GS} = 0;$ $T_{amb} = 25 \text{ °C}$	6	_	pF
C <sub>rs</sub>	feedback capacitance	V <sub>DS</sub> = 0; -V <sub>GS</sub> = 10 V; f = 1 MHz	1.3	2.5	pF
g <sub>is</sub>	common-source input conductance	$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 100 \text{ MHz}$	200	-	μS
		$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 450 \text{ MHz}$	3	-	mS
g <sub>fs</sub>	common-source transfer conductance	$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 100 \text{ MHz}$	13	-	mS
		$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 450 \text{ MHz}$	12	-	mS
−g <sub>rs</sub>	common-source feedback conductance	$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 100 \text{ MHz}$	30	-	μS
		$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 450 \text{ MHz}$	450	-	μS
g <sub>os</sub>	common-source output conductance	$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 100 \text{ MHz}$	150	-	μS
		$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 450 \text{ MHz}$	400	-	μS
e <sub>n</sub>	equivalent input noise voltage	$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 100 \text{ Hz}$	6	-	nV √Hz


BFU308/309/310



BFU308, 309 & 310.

 $V_{DS} = 10 \text{ V}; T_i = 25 \text{ }^{\circ}\text{C}.$ 


Fig.2 Drain current as a function of gate-source cut-off voltage.



BFU308, 309 & 310.

 $V_{DS} = 10 \text{ V}; I_D = 10 \text{ mA}; T_i = 25 \text{ °C}.$ 


Fig.3 Common-source transfer admittance as a function of gate-source cut-off voltage.



BFU308, 309 & 310.

 $V_{DS} = 10 \text{ V; } I_{D} = 10 \text{ mA; } T_{j} = 25 \text{ °C.}$ 

Fig.4 Common-source output conductance as a function of gate-source cut-off voltage.




BFU308, 309 & 310.

 $V_{DS} = 0.1 \text{ V}; V_{GS} = 0; T_j = 25 \,^{\circ}\text{C}.$ 

Fig.5 Drain-source on resistance as a function of gate-source cut-off voltage.


### BFU308/309/310



#### BFU308.

 $T_j = 25 \,^{\circ}\text{C}$ .


Fig.6 Output characteristics, typical values.



#### BFU308.

$$V_{DS} = 10 \text{ V}$$
;  $T_i = 25 \,^{\circ}\text{C}$ .


Fig.7 Input characteristics, typical values.



#### BFU309.

 $T_j = 25$  °C.

Fig.8 Output characteristics, typical values.




#### BFU309.

 $V_{DS} = 10 \text{ V}$ ;  $T_j = 25 \,^{\circ}\text{C}$ .

Fig.9 Input characteristics, typical values.


### BFU308/309/310



BFU310.

$$T_i = 25 \, ^{\circ}C$$
.


Fig.10 Output characteristics, typical values.



BFU310.

$$V_{DS} = 10 \text{ V}; T_i = 25 \text{ }^{\circ}\text{C}.$$


Fig.11 Input characteristics, typical values.



BFU308, 309 & 310.

$$V_{DS} = 10 \text{ V}; T_i = 25 \text{ }^{\circ}\text{C}.$$

Fig.12 Feedback capacitance, typical values.




BFU308, 309 & 310.

$$V_{DS} = 10 \text{ V}; T_j = 25 \,^{\circ}\text{C}.$$


Fig.13 Input capacitance, typical values.

### BFU308/309/310



 $V_{DS} = 10 \text{ V}; T_j = 25 \text{ }^{\circ}\text{C}.$ 


Fig.14 Drain current as a function of gate-source voltage, typical values.



Philips Semiconductors Product specification

## N-channel silicon field-effect transistors

## BFU308/309/310



BFU308, 309 & 310.

 $T_i = 25 \, ^{\circ}C$ .

Fig.16 Gate current as a function of drain-gate voltage, typical values.





Fig.17 Gate current as a function of junction temperature, typical values.

1000

## N-channel silicon field-effect transistors

### BFU308/309/310





BFU308, 309 & 310.

V<sub>DS</sub> = 10 V; I<sub>D</sub> = 10 mA; T<sub>amb</sub> = 25 °C.

Fig.18 Input admittance, typical values.







 $V_{DS} = 10 \text{ V}; I_D = 10 \text{ mA}; T_{amb} = 25 \text{ °C}.$ 

Fig.20 Reverse admittance, typical values.

#### BFU308, 309 & 310.

 $V_{DS} = 10 \text{ V}; I_D = 10 \text{ mA}; T_{amb} = 25 \text{ }^{\circ}\text{C}.$ 

Fig.21 Output admittance, typical values.



### N-CHANNEL SILICON FETS

Symmetrical n-channel silicon planar epitaxial junction field-effect transistors in TO-72 metal envelopes with the shield lead connected to the case. The transistors are designed for broad band amplifiers (0 to 300 MHz). Their very low noise at low frequencies makes these devices very suitable for differential amplifiers, electro-medical and nuclear detector preamplifiers.

#### **QUICK REFERENCE DATA**

Drain-source voltage	± V <sub>DS</sub>	max.		30	V
Gate-source voltage (open drain)	$-V_{GSO}$	max.	;	30	V
Total power dissipation up to T <sub>amb</sub> = 25 °C	P <sub>tot</sub>	max.	2	50	mW
			BFW10	BFW11	
Drain current $V_{DS} = 15 \text{ V}; V_{GS} = 0$	IDSS	> <	8 20	4 10	mA mA
Gate-source cut-off voltage $I_D = 0.5 \text{ nA}$ ; $V_{DS} = 15 \text{ V}$	-V <sub>(P)GS</sub>	<	8	6	V
Feedback capacitance at f = 1 MHz V <sub>DS</sub> = 15 V; V <sub>GS</sub> = 0	C <sub>rs</sub>	<	0,80	0,80	pF
Transfer admittance (common source) V <sub>DS</sub> = 15 V; V <sub>GS</sub> = 0; f = 200 MHz	Yfs	>	3,2	3,2	mS
Noise figure at $V_{DS}$ = 15 V; $V_{GS}$ = 0 f = 100 MHz; $R_G$ = 1 $k\Omega$	F	<	2,5	2,5	dB
Equivalent noise voltage f = 10 Hz	$V_n/\sqrt{B}$	<	75	75	nV/√Hz

#### **MECHANICAL DATA**

Dimensions in mm

Fig.1 TO-72.

#### **Pinning**


1 = source


2 = drain

3 = gate

4 = shield lead connected to case







Note: Drain and source are interchangeable.

Accessories: 56246 (distance disc).

## BFW10 BFW11

### **RATINGS**


Limiting values in accordance with the Absolute Maximum System (IEC 134)								
Drain-source voltage		± V <sub>DS</sub>	max.	30	V			
Drain-gate voltage (open source)		$V_{DGO}$	max.	30	V			
Gate-source voltage (open drain)	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	$-V_{GSO}$	max.	30	V			
Drain current		$\mathfrak{l}_{D}$	max.	20	mΑ			
Gate current		IG	max.	10	mΑ			
Total power dissipation up to T <sub>amb</sub> = 25 °C		$P_{tot}$	max.	250	mW			
Storage temperature range		$T_{stg}$	-65 to	175	оС			
Junction temperature		Тј	max.	175	оС			
THERMAL RESISTANCE								
From junction to ambient		$R_{thj-a}$	=	590	K/W			


#### **CHARACTERISTICS**


 $T_i = 25$  °C unless otherwise specified


Gate cut-off currents		BFW10	BFW11
$-V_{GS} = 20 \text{ V; } V_{DS} = 0$ $-V_{GS} = 20 \text{ V; } V_{DS} = 0; T_j = 150 ^{\circ}\text{C}$	-IGSS -IGSS	< 0.1 < 0.5	0.1 nA 0.5 μA
Drain current* V <sub>DS</sub> = 15 V; V <sub>GS</sub> = 0	I <sub>DSS</sub>	> 8 < 20	4 mA 10 mA
Gate-source voltage $I_D = 400 \mu A; V_{DS} = 15 V$	-V <sub>GS</sub>	> 2.0 < 7.5	V V
$I_D = 50 \mu\text{A}; V_{DS} = 15 \text{V}$	-V <sub>GS</sub>	> <	1.25 V 4.0 V
Gate source cut-off voltage $I_D = 0.5 \text{ nA}$ ; $V_{DS} = 15 \text{ V}$	-V <sub>(P)GS</sub>	< 8	6 V
y parameters V <sub>DS</sub> = 15 V; V <sub>GS</sub> = 0; T <sub>amb</sub> = 25 °C f = 1 kHz			
Transfer admittance	y <sub>fs</sub>	> 3.5 < 6.5	3.0 mS 6.5 mS
Output admittance	Yos	< 85	50 μS
f = 1 MHz; input capacitance	C <sub>is</sub>	typ. 4 < 5	4 pF 5 pF
Feedback capacitance	C <sub>rs</sub>	typ. 0.6 < 0.80	0.6 pF 0.80 pF
f = 200 MHz; transfer admittance Input capacitance Output capacitance	Yfs  g <sub>is</sub> g <sub>os</sub>	> 3.2 < 800 < 200	3.2 mS 800 μS 100 μS
Noise figure at f = 100 MHz; $R_G$ = 1 $k\Omega$ $V_{DS}$ = 15 V; $V_{GS}$ = 0; $T_{amb}$ = 25 $^{o}$ C input tuned to minimum noise	F	< 2.5	2.5 dB
Equivalent noise voltage $V_{DS} = 15 \text{ V}; V_{GS} = 0; T_{amb} = 25 ^{\circ}\text{C}$ f = 10  Hz	V <sub>n</sub> √√B	< 75	75 nV√ <del>/</del> Hz


<sup>\*</sup> Measured under pulsed conditions.
























































### N-CHANNEL SILICON FETS

Symmetrical n-channel silicon planar epitaxial junction field-effect transistors in TO-72 metal envelopes with the shield lead connected to the case. The transistors are intended for battery powered equipment and other low current-low voltage applications.


#### **QUICK REFERENCE DATA**


Drain-source voltage	± V <sub>DS</sub>	max.	3	30	V
Gate-source voltage (open drain)	$-v_{GSO}$	max.	•	30	V
Total power dissipation up to $T_{amb} = 110  {}^{\circ}\text{C}$	P <sub>tot</sub>	max.	19	50	mW
			BFW12	BFW13	
Drain current $V_{DS} = 15 \text{ V}; V_{GS} = 0$	IDSS	> <	1 5	0,2 1,5	mA mA
Gate-source cut-off voltage $I_D = 0.5 \text{ nA}$ ; $V_{DS} = 15 \text{ V}$	-V <sub>(P)GS</sub>	<	2,5	1,2	V
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 15 \text{ V}; V_{GS} = 0$	C <sub>rs</sub>	<	0,80	0,80	pF
Transfer admittance (common source) $V_{DS} = 15 \text{ V}; I_D = 200 \mu\text{A}; f = 1 \text{ kHz}$	Yfs	>	0,5	0,5	mS
Equivalent noise voltage $V_{DS}$ = 15 V; $I_D$ = 200 $\mu$ A B = 0,6 to 100 Hz	V <sub>n</sub>	<	0,5	0,5	μ∨

#### **MECHANICAL DATA**

Fig. 1 TO-72.

rig. 1 10-72.





Note: Drain and source are interchangeable.

Accessories: 56246 (distance disc).

Dimensions in mm


### BFW12 BFW13


 ${f RATINGS}$  Limiting values in accordance with the Absolute Maximum System (IEC 134)


Drain-source voltage	$^{\pm V}{ m DS}$	max.	30	V
Drain-gate voltage (open source)	$v_{DGO}$	max.	30	V
Gate-source voltage (open drain)	$-v_{GSO}$	max.	30	V
Drain current	$I_{\mathbf{D}}$	max.	10	mA
Gate current	$I_G$	max.	5	mA
Total power dissipation up to $T_{amb} = 85$ °C	P <sub>tot</sub>	max.	150	mW
Storage temperature range	$T_{ m stg}$	-65 to +	175	°C
Junction temperature	$\mathrm{T}_{\mathrm{j}}$	max.	175	°C
THERMAL RESISTANCE				
From junction to ambient	R <sub>th i-a</sub>	==	590	K/W


CHARACTERISTICS	$T_{i} = 25  {}^{\circ}C$	unle	ss other	wise sp	ecified
Gate cut-off currents			BFW12	BFW13	
$-V_{GS} = 10 \text{ V}; V_{DS} = 0$	-I <sub>GSS</sub>	<	0.1	0.1	nA
$-\mathrm{V_{GS}}$ = 10 V; $\mathrm{V_{DS}}$ = 0; $\mathrm{T_{j}}$ = 150 $^{\mathrm{o}}\mathrm{C}$	$-I_{GSS}$	<	0.1	0.1	$\mu A$
Drain current 1)					
$V_{DS} = 15 \text{ V}; V_{GS} = 0$	$I_{DSS}$	> <	1 5	0.2 1.5	mA mA
Gate-source voltage					
$I_D = 50 \mu A; V_{DS} = 15 V$	$-v_{GS}$	> <	0.5 2.0	0.1	V V
Gate-source cut-off voltage					
$I_D = 0.5 \text{nA};  V_{DS} = 15 \text{V}$	$-V_{(P)GS}$	<	2.5	1.2	V
y parameters at f = 1 kHz; $T_{amb}$ = 25 $^{o}C$					
$V_{DS} = 15 \text{ V}; V_{GS} = 0$					
Transfer admittance	$ y_{fs} $	>	2.0	1.0	mS -
Output admittance	$y_{os}$	<	30	10	μS
$V_{DS}$ = 15 V; $I_{D}$ = 500 $\mu A$ Transfer admittance	$ y_{fs} $	>	1.5	_	mS
Output admittance	yos	<	10	_	μS
$V_{DS}$ = 15 V; $I_D$ = 200 $\mu A$ Transfer admittance	lvel	>	0.5	0.5	mS
	yfs	<	5	5	
Output admittance	yos		3	3	μS
$f = 1 \text{ MHz}; T_{amb} = 25 ^{\circ}\text{C}$					
V <sub>DS</sub> = 15 V; V <sub>GS</sub> = 0 Input capacitance	$\mathrm{C}_{\mathrm{iss}}$	<	5	5	pF
Feedback capacitance	$C_{rs}$	<	0.80	0.80	pF
Equivalent noise voltage					
$V_{DS} = 15 \text{ V}; I_D = 200 \mu\text{A}; T_{amb} = 25 ^{0}\text{C}$					
B = 0.6  to  100  Hz	$v_n$	<	0.5	0.5	$\mu V$


 $<sup>\</sup>overline{\ ^{1})}$  Measured under pulsed conditions.
































**BS107** 

#### **FEATURES**

- · Direct interface to C-MOS, TTL, etc
- · High-speed switching
- · No secondary breakdown.

#### **DESCRIPTION**


N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope. Intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

#### **PINNING - TO-92 variant**

PIN	DESCRIPTION
1	source
2	gate
3	drain

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)	200	٧
V <sub>GSth</sub>	gate-source threshold voltage	2.4	٧
I <sub>D</sub>	drain current (DC)	150	mA
R <sub>DSon</sub>	drain-source on-state resistance	28	Ω



**BS107** 

### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		<del>-</del>	200	V
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	V
$I_D$	drain current	DC	-	150	mA
I <sub>DM</sub>	drain current	peak	-	300	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	-	830	mW
T <sub>stg</sub>	storage temperature range		-65	150	°C
Tj	operating junction temperature		_	150	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	MAX.	UNIT
R <sub>th i-a</sub>	from junction to ambient	150	K/W

Philips Semiconductors Product specification

# N-channel enhancement mode vertical D-MOS transistor


**BS107** 


#### **CHARACTERISTICS**


 $T_j = 25$  °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	V <sub>GS</sub> = 0 I <sub>D</sub> = 10 μA	200	-	-	V
IDSS	drain-source leakage current	$V_{DS} = 130 \text{ V} $ $V_{GS} = 0$	-	_	30	nA
losx	drain-source leakage current	$V_{DS} = 70 \text{ V} $ $V_{GS} = 0.2 \text{ V}$	-	-	1	μА
±lGSS	gate-source leakage current	$\pm V_{GS} = 15 \text{ V}$ $V_{DS} = 0$	-	-	10	nA
V <sub>GS(th)</sub>	gate threshold voltage	$I_D = 1 \text{ mA}$ $V_{DS} = V_{GS}$	0.8	-	2.4	V
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 20 mA V <sub>GS</sub> = 2.6 V	-	20	28	Ω
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 150 mA V <sub>GS</sub> = 10 V	-	14	-	Ω
Y <sub>fs</sub>	transfer admittance	I <sub>D</sub> = 250 mA V <sub>DS</sub> = 15 V	90	180	-	mS
C <sub>iss</sub>	input capacitance	V <sub>DS</sub> = 10 V V <sub>GS</sub> = 0 f = 1 MHz	-	50	65	pF
C <sub>oss</sub>	output capacitance	V <sub>DS</sub> = 10 V V <sub>GS</sub> = 0 f = 1 MHz	-	16	25	pF
C <sub>rss</sub>	feedback capacitance	V <sub>DS</sub> = 10 V V <sub>GS</sub> = 0 f = 1 MHz	-	4	10	pF .
Switching ti	mes (see Figs 2 and 3)					
t <sub>on</sub>	switching-on time	I <sub>D</sub> = 250 mA V <sub>DD</sub> = 50 V V <sub>GS</sub> = 0 to 10 V	-	2	10	ns
t <sub>off</sub>	switching-off time	$I_D = 250 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	4	20	ns

**BS107** 









**BS107** 




Fig.6 Typical on-resistance as a function of drain current;  $T_i = 25$  °C.




Fig.7 Typical capacitances as a function of drainsource voltage; V<sub>GS</sub> = 0; f = 1 MHz; T<sub>i</sub> = 25 °C.




Fig.8 Temperature coefficient of drain-source onresistance;

$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25 \text{ °C}}; \text{ typical } R_{DS(on)}$$
at 150 mA/10 V;
(1)  $k_0 = 150 \text{ mA}; V_{CO} = 10 \text{ V};$ 

(1)  $I_D = 150 \text{ mA}$ ;  $V_{GS} = 10 \text{ V}$ ;

(2)  $I_D = 20 \text{ mA}$ ;  $V_{GS} = 2.6 \text{ V}$ ;





Fig.9 Temperature coefficient of gate-source threshold voltage;

 $\frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \text{ °C}}; \text{ typical } V_{GS(th)}$ at 1 mA.

April 1995 338

**BS107** 



# N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and designed for use as line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

#### **Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown


### **QUICK REFERENCE DATA**

Drain-source voltage	V <sub>DS</sub>	max.	200 V
Gate-source voltage (open drain)	± V <sub>GSO</sub>	max.	20 V
Drain current (DC)	I <sub>D</sub>	max.	250 mA
Total power dissipation up to T <sub>case</sub> = 25 °C	P <sub>tot</sub>	max.	0.6 W
Drain-source ON-resistance $I_D = 250 \text{ mA}$ ; $V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	typ. max.	4.5 Ω 6.4 Ω
Transfer admittance $I_D = 250 \text{ mA}$ ; $V_{DS} = 25 \text{ V}$	lyfsl	min. typ.	200 mS 350 mS

### **MECHANICAL DATA**

Dimensions in mm

Fig.1 TO-92



Note: Various pinnings are available.

0.67 max

7278972.4

diameter within 2.5 max

is uncontrolled

### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	200	V
Gate-source voltage (open drain)	± V <sub>GSO</sub>	max.	20	V
Drain current (DC)	I <sub>D</sub>	max.	250	mΑ
Drain current (peak)	IDM	max.	500	mΑ
Total power dissipation up to T <sub>case</sub> = 25 °C	P <sub>tot</sub>	max.	0.6	W
Storage temperature	T <sub>stg</sub>	-55 to +	150	оС
Junction temperature	Tj	max.	150	оС
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	= , , , ,,	125	K/W
CHARACTERISTICS				
T <sub>j</sub> = 25 <sup>o</sup> C unless otherwise specified				
Drain-source breakdown voltage $I_D = 10 \mu A$ ; $V_{GS} = 0$	V <sub>(BR)DSS</sub>	min.	200	v
Drain-source leakage current V <sub>DS</sub> = 130 V; V <sub>GS</sub> = 0	DSS	max.	30	nA
Gate-source leakage current V <sub>GS</sub> = 15 V; V <sub>DS</sub> = 0	I <sub>GSS</sub>	max.	10	nA
Gate threshold voltage	GOO			
$I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$	$V_{GS(th)}$	min. max.	1.0 3.0	
Drain-source ON-resistance				-
$I_D = 250 \text{ mA}; V_{GS} = 10 \text{ V}$	$R_{DSon}$	typ. max.	4.5 6.4	
I <sub>D</sub> = 100 mA; V <sub>GS</sub> = 10 V	Rec	typ.	4.2	
1D = 100 mA, VGS = 10 V	R <sub>DSon</sub>	max.	6.0	Ω
Transfer admittance $I_D = 250 \text{ mA}$ ; $V_{DS} = 25 \text{ V}$	y <sub>fs</sub>	min. typ.	200 350	
Input capacitance at f = 1 MHz		-71		
$V_{DS} = 25 \text{ V}; V_{GS} = 0$	C <sub>iss</sub>	typ.	45	pF
Output capacitance at f = 1 MHz				
$V_{DS} = 25 \text{ V}; V_{GS} = 0$	Coss	typ.	15	рF
Feedback capacitance at f = 1 MHz	_			_
$V_{DS} = 25 \text{ V}; V_{GS} = 0$	C <sub>rss</sub>	typ.	3.5	рF
Switching times (see Figs 2 and 3) $I_D = 250 \text{ mA}$ ; $V_{DD} = 50 \text{ V}$ ; $V_{GS} = 0 \text{ to } 10 \text{ V}$	t	typ.	ĸ	ns
.D =30 (, + DD = 00 + , + G5 = 0 to 10 +	<sup>t</sup> on <sup>t</sup> off	typ.	15	

#### Note

<sup>1.</sup> Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for collector lead min.  $10 \text{ mm} \times 10 \text{ mm}$ .




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.

**BS108** 

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### DESCRIPTION


N-channel enhancement mode vertical D-MOS transistor in a TO-92 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

#### **PINNING**

PIN	DESCRIPTION
1	source
2	gate
3	drain

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage	200	٧
I <sub>D</sub>	DC drain current	250	mA
R <sub>DS(on)</sub>	drain-source on-resistance	8	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage	1.8	٧



#### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	200	V
±V <sub>GSO</sub>	gate-source voltage	open drain	<del>-</del>	20	V
I <sub>D</sub>	DC drain current		_	250	mA
I <sub>DM</sub>	peak drain current			1	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	1	W
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>i</sub>	junction temperature			150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE	
R <sub>th j-a</sub>	from junction to ambient (note 1)	125 K/W	

#### Note


1. Device mounted on a printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 x 10 mm


**BS108** 

### **CHARACTERISTICS**

T<sub>i</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10  \mu A;  V_{GS} = 0$	200	-	_	٧	
I <sub>DSS</sub>	drain-source leakage current	$V_{DS} = 160 \text{ V}; V_{GS} = 0$	-	T-	1	μΑ	
I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V; } V_{DS} = 0$	<b>—</b>	_	100	nA	
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{GS} = V_{DS}$	0.4		1.8	V	
R <sub>DS(on)</sub>	drain-source on-resistance	$I_D = 100 \text{ mA}; V_{GS} = 2.8 \text{ V}$	1-	5	8	Ω	
Y <sub>fs</sub>	transfer admittance	$I_D = 300 \text{ mA}; V_{DS} = 25 \text{ V}$	200	400	-	mS	
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0;$ f = 1 MHz	-	50	80	pF	
Coss	output capacitance	V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0; f = 1 MHz	-	20	30	pF	
C <sub>rss</sub>	feedback capacitance	V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0; f = 1 MHz	-	5	10	pF	
Switching times (see Figs 2 and 3)							
t <sub>on</sub>	turn-on time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	5	10	ns	
t <sub>off</sub>	turn-off time	I <sub>D</sub> = 250 mA; V <sub>DD</sub> = 50 V; V <sub>GS</sub> = 0 to 10 V	-	20	30	ns	







## N-CHANNEL VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

#### Features:

- Very low R<sub>DSon</sub>.
- Direct interface to C-MOS, TTL, etc.
- High-speed switching.
- No secondary breakdown.


#### **QUICK REFERENCE DATA**

Drain-source voltage	$V_{DS}$	max.	60 V
Gate-source voltage	$V_{GS}$	max.	15 V
Drain current (DC)	ID	max.	500 mA
Total power dissipation up to			
T <sub>amb</sub> = 25 °C	P <sub>tot</sub>	max.	830 mW
Junction temperature	Tj	max.	150 °C
Drain-source ON-resistance			
$V_{GS} = 10 \text{ V}; I_D = 200 \text{ mA}$	RDSon	max.	5 Ω

### **MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-92 variant.



diameter within 2,5 max is uncontrolled

Note: Various pin configurations available.

R	ΔΤ	١N	IGS

Limiting values in accordance with the	Absolute Maxi	mum System (IEC	C 134)		
Drain-source voltage		$v_{DS}$	max.	60	V
Drain-gate voltage		$v_{DG}$	max.	60	V
Gate-source voltage		$v_{GS}$	max.	15	V
Drain current (DC) at T <sub>C</sub> = 25 °C		ID	max.	500	mΑ
Total power dissipation up to T <sub>amb</sub> = 25 °C		P <sub>tot</sub>	max.	830	mW
Storage temperature range		$T_{stg}$	55	to +150	oC
Junction temperature		Тj	max.	150	oC
THERMAL RESISTANCE					
From junction to ambient		R <sub>th j-a</sub>	=	150	K/W
CHARACTERISTICS					
$T_j = 25$ °C unless otherwise specified					
Drain-source breakdown voltage $V_{GS} = 0$ ; $I_D = 100 \mu A$		V <sub>(BR)DS</sub>	min. typ.	60 90	
Gate threshold voltage		Magues	min.	0.8	
$V_{GS} = V_{DS}$ ; $I_D = 1 \text{ mA}$		VGS(th)	max.	3.0	V
Gate-source leakage current VGS = 15 V; VDS = 0		<sup>I</sup> GSoff	max.	10	nΑ
Drain cut-off current $V_{DS} = 25 \text{ V}; V_{GS} = 0$		IDSS	max.	0.5	μΑ
Drain-source ON-resistance (note 1)		_	typ.	2.5	Ω
$V_{GS} = 10 \text{ V; I}_{D} = 200 \text{ mA}$		R <sub>DSon</sub>	max.	5.0	Ω
Forward transconductance (note 1)  VDS = 10 V; ID = 200 mA;  f = 1 kHz		9fs	typ.	200	mS
Capacitances at f = 1 MHz					_
$V_{DS} = 10 \text{ V}; V_{GS} = 0$		C <sub>iss</sub>	typ. max.	25 40	•
			mux.	-10	۲.
		Cos	typ.	22	pF
		03	max.	30	рF
		C	typ.	6	рF
		C <sub>rs</sub>	max.	10	•
Switching times at ID = 200 mA					
I <sub>D</sub> = 200 mA; V <sub>DS</sub> = 50 V;		t <sub>on</sub>	typ.	4 10	ns
			max. typ.		ns
V <sub>GS</sub> = 0 to 10 V		<sup>t</sup> off	max.	10	
Note					

1. 
$$t_p = 80 \ \mu s$$
;  $\delta = 0.01$ .




Fig. 2 Switching times test circuit.

Fig. 3 Input and output waveforms.

**BS208** 

#### **FEATURES**


- Direct interface to C-MOS
- · High-speed switching
- · No secondary breakdown.

#### **DESCRIPTION**

P-channel enhancement mode vertical D-MOS transistor in a TO-92 envelope. Intended for use in relay, high-speed and line transformer drivers.

### **PINNING - TO-92**

PIN	DESCRIPTION
1	source
2	gate
3	drain



### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		[-	-	-200	٧
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	_	-	±20	٧
y <sub>fs</sub>	forward transfer admittance	$ID = -200 \text{ mA}; V_{DS} = -25 \text{ V}$	100	200	-	mS
I <sub>D</sub>	drain current (DC)		-	-	-0.2	Α
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = -10 \text{ V}; I_D = -200 \text{ mA}$	-	10	14	Ω
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = 25 °C	-	-	0.83	W

**BS208** 


#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
-V <sub>DS</sub>	drain-source voltage		;" <b>-</b>	200	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	V
-I <sub>D</sub>	drain current	DC	- '	0.2	Α
-I <sub>DM</sub>	drain current	peak value	-	0.6	Α
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = 25 °C	- ·	0.83	W
T <sub>stg</sub>	storage temperature range		-65	+150	°C
Tj	junction temperature	-	-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	MAX.	UNIT
R <sub>thj-a</sub>	from junction to ambient	150	K/W



**BS208** 


#### **CHARACTERISTICS**


T<sub>i</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
-V <sub>(BR)DSS</sub>	drain-source breakdown voltage	-V <sub>GS</sub> = 0 -I <sub>D</sub> = 10 μA	200	-	, <del>-</del>	V
-I <sub>DSS</sub>	drain-source leakage current	$-V_{DS} = 130 \text{ V}$ $V_{GS} = 0$	-	-	1	μΑ
-I <sub>DSS</sub>	drain-source leakage current	-V <sub>DS</sub> = 70 V -V <sub>GS</sub> = 0.2 V	-	-	25	μА
-l <sub>GSS</sub>	gate-source leakage current	-V <sub>GS</sub> = 20 V V <sub>DS</sub> = 0	-	-	100	nA
-V <sub>GS(th)</sub>	gate-source threshold voltage	$V_{GS} = V_{DS}$ $-I_D = 1 \text{ mA}$	0.8	-	2.8	V
R <sub>DS(on)</sub>	drain-source on-resistance	−V <sub>GS</sub> = 10 V −I <sub>D</sub> = 200 mA	-	-	14	Ω
Y <sub>fs</sub>	transfer admittance	-V <sub>DS</sub> = 25 V -I <sub>D</sub> = 200 mA	100	200	-	mS
C <sub>iss</sub>	input capacitances	note 1	-	55	90	pF
Coss	output capacitance	note 1	-	20	30	pF
C <sub>rss</sub>	feedback capacitance	note 1	-	5	15	pF
ton	turn-on time	note 2	-	5	10	ns
t <sub>off</sub>	turn-off time	note 2	-	20	30	ns

#### Notes

- 1. Measured at f = 1 MHz;  $-V_{DS} = 25$  V;  $V_{GS} = 0$ .
- 2.  $-V_{GS} = 0$  to 10 V;  $-I_D = 250$  mA;  $-V_{DD} = 50$  V.





**BS208** 




Fig.5 Typical output characteristics;  $T_i = 25$  °C.




Fig.6 Typical transfer characteristic;  $V_{DS} = -10 \text{ V}$ ;  $T_j = 25 \, ^{\circ}\text{C}$ .




Fig.7 Typical on-resistance as a function of drain current;  $T_i = 25$  °C.




Fig.8 Typical capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ; f = 1 MHz;  $T_j = 25$  °C.

**BS208** 




Fig.9 Temperature coefficient of drain-source onresistance:

$$k = \frac{R_{DS\,(on)} \; at \; T_j}{R_{DS\,(on)} \; at \; 25 \; ^{\circ}C}; typical \; R_{DS\,(on)} \; at \; 200 \; mA/10 \; V; \label{eq:k_scale}$$




Fig.10 Temperature coefficient of gate-source threshold voltage;

$$k = \frac{V_{GS\,(th)} \text{ at T}_j}{V_{GS\,(th)} \text{ at } 25\,^{\circ}\text{C}}; \text{typical V}_{GS\,(th)} \text{ at 1 mA}.$$

## P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

#### **Features**

- Low R<sub>DSon</sub>
- Direct interface to C-MOS
- High-speed switching
- No second breakdown

### **QUICK REFERENCE DATA**


Drain-source voltage	$-V_{DS}$	max.	45 V
Gate-source voltage (open drain)	±V <sub>GSO</sub>	max.	20 V
Drain current (DC)	-I <sub>D</sub>	max.	0.25 A
Total power dissipation up to T <sub>amb</sub> = 25 °C  Drain-source ON-resistance	P <sub>tot</sub>	max.	0.83 W
-I <sub>D</sub> = 200 mA; -V <sub>GS</sub> = 10 V	R <sub>DSon</sub>	typ. max.	9 Ω 14 Ω
Transfer admittance $-I_D = 200 \text{ mA; } -V_{DS} = 15 \text{ V}$	y <sub>fs</sub>	typ.	125 mS

### **MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-92 variant.

#### Pinning:





Note: Various pinout configurations available.

RATINGS				
Limiting values in accordance with the Absolute Maximum System (IEC 134)				
Drain-source voltage	-V <sub>DS</sub>	max.	45	V
Gate-source voltage (open drain)	± V <sub>GSO</sub>	max.	20	V
Drain current (DC)	-I <sub>D</sub>	max.	0.25	Α
Drain current (peak value)	-IDM	max.	0.5	Α
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1)	P <sub>tot</sub>	max.	0.83	W
Storage temperature range	$T_{stg}$	65 to +	150	оС
Junction temperature	$T_{j}$	max.	150	оС
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	150	K/W
CHARACTERISTICS				
T <sub>i</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage $-I_D = 100 \mu A; V_{GS} = 0$	−V <sub>(BR)DSS</sub>	min.	45	٧
Drain-source leakage current -V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0	-I <sub>DSS</sub>	max.	0.5	μΑ
Gate-source leakage current -V <sub>GS</sub> = 15 V; V <sub>DS</sub> = 0	-I <sub>GSS</sub>	max.	20	nA
Gate threshold voltage $-I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$	-V <sub>GS(th)</sub>	min. max.	1.0 3.5	
Drain-source ON-resistance -I <sub>D</sub> = 200 mA; -V <sub>GS</sub> = 10 V	R <sub>DSon</sub>	typ. max.	9 14	$\Omega$
Transfer admittance $-I_D = 200 \text{ mA}; -V_{DS} = 15 \text{ V}$	y <sub>fs</sub>	typ.	125	mS
Input capacitance at f = 1 MHz	C <sub>iss</sub>	typ.		pF
$-V_{DS} = 10 \text{ V}; V_{GS} = 0$	OISS	max.	45	pF
Output capacitance at f = 1 MHz -V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	Coss	typ. max.		pF pF
Feedback capacitance at f = 1 MHz  -VDS = 10 V; VGS = 0	C <sub>rss</sub>	typ.		pF
-vDS - 10 v, vGS - 0	CISS	max.	10	рF
Switching times (see Figs 2 and 3) $-I_D = 200 \text{ mA}; -V_{DD} = 40 \text{ V}; -V_{GS} = 0 \text{ to } 10 \text{ V}$	t <sub>on</sub> t <sub>off</sub>	typ. typ.		ns ns

### Note

1. Transistor mounted on printed-circuit board, max. lead length 4 mm.








Fig. 3 Input and output waveforms.

•

### MOSFET N-CHANNEL DEPLETION SWITCHING TRANSISTOR

Symmetrical insulated-gate silicon MOS field-effect transistor of the n-channel depletion mode type.

The transistor is sealed in a TO-72 envelope and features a low ON-resistance and low capacitances.

The transistor is protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

#### Applications:

- analog and/or digital switch
- switch driver
- convertor
- chopper

#### **QUICK REFERENCE DATA**

Drain-source voltage	V <sub>DS</sub>	max.	20	V
Gate-source voltage	$v_{GS}$	max.	+ 15 40	V V
Drain current (DC)	۱ <sub>D</sub>	max.	50	mΑ
Total power dissipation up to T <sub>amb</sub> = 25 °C (free air) Junction temperature	P <sub>tot</sub> T <sub>j</sub>	max. max.	275 125	mW °C
Drain-source ON-resistance $V_{GS} = 10 \text{ V}$ ; $V_{SB} = 0$ ; $I_D = 1 \text{ mA}$	R <sub>DSon</sub>	max.	30	Ω
Feedback capacitance $V_{GS} = V_{BS} = -5 V;$ $V_{DS} = 10 V; f = 1 MHz$	C <sub>rss</sub>	typ.	0.6	pF

#### **MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-72.

#### **Pinning**


1 = source


2 = drain

3 = gate

4 = substrate (b) connected to case








Note: Drain and source are interchangeable.

**RATINGS** 

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$v_{DS}$	max.	20	V
Source-drain voltage	$v_{SD}$	max.	20	V
Drain-substrate voltage	$V_{DB}$	max.	25	V
Source-substrate voltage	$v_{SB}$	max.	25	V
Gate-substrate voltage	$V_{GB}$	max.	+ 15 15	V V
Gate-source voltage	$V_{GS}$	max.	+ 15 40	V V
Drain current (DC)	I <sub>D</sub>	max.	50	mΑ
Total power dissipation up to T <sub>amb</sub> = 25 <sup>o</sup> C in free air	P <sub>tot</sub>	max.	275	mW
Storage temperature range	$T_{stg}$		-65 to + 150	oC
Junction temperature	т <sub>ј</sub>	max.	125	оС
THERMAL RESISTANCE From junction to ambient	R., ·	=	360	K/W
Trom junction to ambient	R <sub>th j-a</sub>		500	12/00
CHARACTERISTICS				
T <sub>amb</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage V <sub>GS</sub> = V <sub>BS</sub> = -5 V; I <sub>S</sub> = 10 nA	V <sub>(BR)DSX</sub>	min.	20	V
Source-drain breakdown voltage $V_{GD} = V_{BD} = -5 \text{ V}; I_D = 10 \text{ nA}$	V <sub>(BR)SDX</sub>	min.	20	V
Drain-substrate breakdown voltage  V <sub>GB</sub> = 0; I <sub>D</sub> = 10 nA; open source	V <sub>(BR)DBO</sub>	min.	25	٧
Source-substrate breakdown voltage  V <sub>GB</sub> = 0; I <sub>S</sub> = 10 nA; open drain	V <sub>(BR)SBO</sub>	min.	25	V
Drain-source leakage current $V_{GS} = V_{BS} = -5 V; V_{DS} = 10 V$	I <sub>DSoff</sub>	typ.	1.0	nA
Source-drain leakage current $V_{GD} = V_{BD} = -5 \text{ V}; V_{SD} = 10 \text{ V}$	<sup>I</sup> SDoff	typ.	1.0	nΑ
Gate-substrate leakage current $V_{DB} = V_{SB} = 0$ ; $V_{GB} = \pm 15 \text{ V}$	I <sub>GBS</sub>	max.	10	nA
Forward transconductance at f = 1 kHz $V_{DS}$ = 10 V; $V_{SB}$ = 0; $I_S$ = 20 mA	9fs	min. typ.	10 15	mS mS

Gate-source cut-off voltage			
$V_{DS} = 10 \text{ V; } V_{SB} = 0;$ $I_{D} = 10 \mu A$	-V(P)GS	max.	2.0 V
Drain-source ON-resistance			
$I_D = 1 \text{ mA}; V_{SB} = 0$		<b>4</b>	25.0
$V_{GS} = 5 V$	<sup>r</sup> DSon	typ. max.	25 Ω 50 Ω
V <sub>GS</sub> = 10 V	<sup>r</sup> DSon	typ. max.	15 Ω 30 Ω
Capacitances at f = 1 MHz (see Fig. 2) $V_{GS} = V_{BS} = -5 V$ ; $V_{DS} = 10 V$		mux.	30 42
Feed-back capacitance	$C_{rss}$	typ.	0.6 pF
Input capacitance	C <sub>iss</sub>	typ.	2.3 pF
Output capacitance	C <sub>oss</sub>	typ.	1.9 pF
Switching times (see Fig. 3)			
$V_{DD} = 10 \text{ V}; V_{i} = -5 \text{ to} + 5 \text{ V}$	t <sub>on</sub>	typ.	1.0 ns
	t <sub>off</sub>	typ.	5.0 ns



$$\begin{split} & \text{Fig. 2 Capacitances model.} \\ & \text{C}_{iss} = \text{C}_{gs} \quad + \text{C}_{gd} + \text{C}_{gb} \\ & \text{C}_{oss} = \text{C}_{gd} \quad + \text{C}_{bd} \\ & \text{C}_{rss} = \text{C}_{gd} \end{split}$$




Fig. 3 Switching times and input and output waveforms; R  $_{i}$  = 50  $\Omega;$   $t_{r}$  < 0.5 ns;  $t_{f}$  < 1.0 ns;  $t_{p}$  = 20 ns;  $\delta$  < 0.01.

### MOSFET N-CHANNEL DEPLETION SWITCHING TRANSISTOR

Symmetrical insulated-gate silicon MOS field-effect transistor of the n-channel depletion mode type.

The transistor is sealed in a SOT-143 envelope and features a low ON-resistance and low capacitances.

The transistor is protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

#### Applications:

- analog and/or digital switch
- switch driver
- convertor
- chopper

#### QUICK REFERENCE DATA

Drain-source voltage	VDS	max.	20	V
Gate-source voltage	$v_{GS}$	max.	+ 15 40	V
Drain current (DC)	I <sub>D</sub>	max.	50	mA
Total power dissipation up to T <sub>amb</sub> = 25 °C	$P_{tot}$	max.	230	mW
Junction temperature	Τj	max.	125	оС
Drain-source ON-resistance V <sub>GS</sub> = 10 V; V <sub>SB</sub> = 0; I <sub>D</sub> = 1 mA	R <sub>DSon</sub>	max.	30	Ω
Feed-back capacitance $V_{GS} = V_{BS} = -5 \text{ V}; V_{DS} = 10 \text{ V}; f = 1 \text{ MHz}$	C <sub>rss</sub>	typ.	0.6	pF

#### **MECHANICAL DATA**

Fig. 1 SOT-143.


1 = substrate (b)

Pinning:

2 = source

10° max

3 = drain 4 = gate Dimensions in mm



TOP VIEW

Note: Drain and source are interchangeable

30°

max

máx

0,150

0.090

0,1

max

10° max

**RATINGS** 

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$V_{DS}$	max.	20	٧
Source-drain voltage	$V_{SD}$	max.	20	V
Drain-substrate voltage	$V_{DB}$	max.	25	٧
Source-substrate voltage	$V_{SB}$	max.	25	٧
Gate-substrate voltage	$V_{GB}$	max.	± 25	V
Gate-source voltage	$V_{GS}$	max.	+ 15 40	V
Drain current (DC)	$I_{D}$	max.	50	mΑ
Total power dissipation up to T <sub>amb</sub> = 25 °C*	P <sub>tot</sub>	max.	230	mW
Storage temperature range	$T_{stg}$	-65 to	+ 150	οС
Junction temperature	$T_{j}$	max.	125	οС
THERMAL RESISTANCE				
From junction to ambient in free air*	R <sub>th j-a</sub>	=	430	K/W
CHARACTERISTICS				
T <sub>amb</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage				
$V_{GS} = V_{BS} = -5 \text{ V; } I_{S} = 10 \text{ nA}$	V(BR)DSX	min.	20	V
Source-drain breakdown voltage				V
$V_{GD} = V_{BD} = -5 \text{ V; } I_D = 10 \text{ nA}$	V <sub>(BR)</sub> SDX	min.	20	V
Drain-substrate breakdown voltage $V_{GB} = 0$ ; $I_D = 10$ nA; open source	V <sub>(BR)DBO</sub>	min.	25	V
Source-substrate breakdown voltage	,,			
$V_{GB} = 0$ ; $I_S = 10 \text{ nA}$ ; open drain	V <sub>(BR)SBO</sub>	min.	25	٧
Drain-source leakage current				
$V_{GS} = V_{BS} = -5 \text{ V}; V_{DS} = 10 \text{ V}$	<sup>I</sup> DSoff	typ.	1.0	nΑ
Source-drain leakage current VGD = VBD = 5 V; VSD = 10V	lop (f	typ.	1.0	nA
Gate-substrate leakage current	<sup>I</sup> SDoff	typ.	1.0	11/
$V_{DB} = V_{SB} = 0$ ; $V_{GB} = \pm 15 \text{ V}$	I <sub>GBS</sub>	max.	10	nΑ

<sup>\*</sup> Device mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

Forward transconductance at $f = 1 \text{ kHz}$ $V_{DS} = 10 \text{ V}$ ; $V_{SB} = 0$ ; $I_D = 20 \text{ mA}$	9fs	min. typ.	10 mS 15 mS
Gate-source cut-off voltage VDS = 10 V; VSR = 0; I			
I <sub>D</sub> = 10 µA	−V <sub>(P)GS</sub>	max.	2.0 V
Drain-source ON-resistance			
$I_D = 1 \text{ mA}; V_{SB} = 0;$ $V_{GS} = 5 \text{ V}$	R <sub>DSon</sub>	typ. max.	25 Ω 50 Ω
			50 Ω 15 Ω
$V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	typ. max.	30 Ω
Capacitances at f = 1 MHz			
V <sub>GS</sub> = V <sub>BS</sub> = -5V; V <sub>DS</sub> = 10 V Feed-back capacitance	C	tvn	0.6 pF
	C <sub>rss</sub>	typ.	•
Input capacitance	C <sub>iss</sub>	typ.	1.5 pF
Output capacitance	Coss	typ.	1.0 pF
Switching times (see Fig. 3)			
$V_{DD} = 10 \text{ V}; V_i = -5 \text{ V to } +5 \text{ V}$	ton	typ.	1.0 ns
	t <sub>off</sub>	typ.	5.0 ns





Fig. 2 Capacitances model.  $C_{iss} = C_{gs} + C_{gd} + C_{gb}$   $C_{oss} = C_{gd} + C_{bd}$  $C_{rss} = C_{gd}$ 






Fig. 3 Switching times and input and output waveforms; R  $_i$  = 50  $\Omega$ ; t  $_r$  < 0.5 ns; t  $_f$  < 1.0 ns; t  $_p$  = 20 ns;  $\delta$  < 0.01.

### MOSFET N-CHANNEL ENHANCEMENT SWITCHING TRANSISTORS

Symmetrical insulated gate silicon MOS field-effect transistor of the N-channel enhancement mode type.

These transistors are hermetically sealed in a TO-72 envelope and feature a low ON-resistance, high switching speed and low capacitances.

The types BSD213 and BSD215 are protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

#### Applications:

- analogue and/or digital switch
- switch driver
- converters
- choppers

#### **QUICK REFERENCE DATA**

			BSD212	BSD213	BSD214	BSD215	
Drain-source voltage	$v_{DS}$	max.	10	10	20	20	V
Gate-source voltage	$v_{GS}$	max.	± 40	+ 15 -30	± 40	+ 15	٧
Drain current (DC)	ID	max.		5	60		mΑ
Total power dissipation up to $T_{amb} = 25$ °C (free air)	P <sub>tot</sub>	max.		27	5		mW
Drain-source resistance $I_D = 1 \text{ mA}$ ; $V_{SB} = 0$ ; $V_{GS} = 15 \text{ V}$	R <sub>DS(on)</sub>	typ.		2	<b>!</b> 5		Ω
Feedback capacitance $V_{GS} = V_{BS} = -15 \text{ V};$ $V_{DS} = 10 \text{ V}; f = 1 \text{ MHz}$	C	tvo		0	6		n E
20	C <sub>rss</sub>	typ.		0,	,		pF
Junction temperature	Тj	max.		12	<b>!</b> 5		οС

#### **MECHANICAL DATA**

See next page.

#### **MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-72.




1 = source


2 = drain

3 = gate

4 = substrate (b) connected to case







BSD212 | BSD213 | BSD214 | BSD215

(1) Diode protection on types BSD213 and BSD215 only.

BSD212 and BSD214 have no protection diode.

To safeguard the gates against damage due to accumulation of static charge during transport or handling, the leads are encircled by a ring of conductive rubber which should be removed just after the transistor is soldered into the circuit.

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

			D3D212	030213	D3D214	030213	
Drain-source voltage	$v_{DS}$	max.	10	10	20	20	٧
Source-drain voltage	$V_{SD}$	max.	10	10	20	20	V
Drain-substrate voltage	$V_{DB}$	max.	15	15	25	25	V
Source-substrate voltage	$v_{SB}$	max.	15	15	25	25	٧
Gate-substrate voltage	$V_{GB}$	max.	± 40	± 15	± 40	± 15	V
Gate-source voltage	$v_{GS}$	max.	± 40	+ 15 30	± 40	+ 15 40	٧
Gate-drain voltage	$V_{GD}$	max.	± 40	+ 15 -30	± 40	+ 15 40	V
Drain current (DC)	I <sub>D</sub>	max.		5	50		mA
Total power dissipation up to $T_{amb} = 25$ °C (free air)	P <sub>tot</sub>	max.		27	<b>'</b> 5		mW
Storage temperature range	$T_{stg}$		_	65 to + 17	75		oC
Junction temperature	$T_{j}$	max.		12	25		οС
THERMAL RESISTANCE							
From junction to ambient	R <sub>th j-a</sub>	=		36	<b>60</b>		K/W

#### **CHARACTERISTICS**

amb - 25 °C unless otherwise spec	iriea						
Drain-source breakdown voltage			BSD212	BSD213	BSD214	BSD215	
$V_{GS} = V_{BS} = -5 \text{ V}; I_S = 10 \text{ nA}$	V(BR)DSX	>	10	10	20	20	٧
Source-drain breakdown voltage $V_{GD} = V_{BD} = -5 \text{ V}; I_D = 10 \text{ nA}$	V <sub>(BR)SDX</sub>	>	10	10	20	20	V
Drain-substrate breakdown voltage V <sub>GB</sub> = 0; I <sub>D</sub> = 10 nA; open source	V(BR)DBO	>	15	15	25	25	V
Source-substrate breakdown voltage	(511)550						
$V_{GB} = 0$ ; $I_S = 10$ nA; open drain	V <sub>(BR)SBO</sub>	>	15	15	25	25	V
Drain-source leakage current $V_{GS} = V_{BS} = -5 \text{ V}; V_{DS} = 10 \text{ V}$	<sup>I</sup> DSoff	typ.	1,0	1,0	_	_	nА
$V_{GS} = V_{BS} = -5 \text{ V}; V_{DS} = 20 \text{ V}$	DSoff	typ.	-	1,0  -	1,0	1,0	nA
Source-drain leakage current	ווספטי	c,p.			.,0	1,0	112 1
$V_{GD} = V_{BD} = -5 \text{ V}; V_{SD} = 10 \text{ V}$	ISDoff	typ.	1,0	1,0	_	_	nΑ
$V_{GD} = V_{BD} = -5 \text{ V}; V_{SD} = 20 \text{ V}$	<sup>I</sup> SDoff	typ.	_	_	1,0	1,0	nΑ
Gate-substrate leakage current $V_{DB} = V_{SB} = 0$ ; $V_{GB} = \pm 40 \text{ V}$	long	<	0,1		0,1		nΑ
$V_{DB} = V_{SB} = 0$ ; $V_{GB} = \pm 15 \text{ V}$	I <sub>GBS</sub> I <sub>GBS</sub>	<	- -	10	0,1	10	nA
Threshold voltage	.gps				i.		
$V_{DS} = V_{GS} = V_{GS(th)}$							
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					_		
$V_{SB} = 0; I_S = 1 \mu A$	V <sub>GS(th)</sub>			0,1 to 2,	,0		٧
$V_{SB} = 0; I_{S} = 1 \mu\text{A}$	V <sub>GS(th)</sub>		DCD212		1	l nepote	V
$V_{SB} = 0$ ; $I_{S} = 1 \mu A$	V <sub>GS(th)</sub>		BSD212	0,1 to 2,	.0 BSD214	BSD215	V
$V_{SB} = 0$ ; $I_S = 1 \mu A$	VGS(th)			BSD213	BSD214		
$V_{SB} = 0$ ; $I_S = 1 \mu A$ Drain-source resistance	VGS(th)	typ.	BSD212 50 70		1	BSD215 50 70	V Ω
$V_{SB} = 0$ ; $I_S = 1 \mu A$ Drain-source resistance $I_D = 1,0 \text{ mA}$ ; $V_{SB} = 0$ ; $V_{GS} = 5 \text{ V}$	R <sub>DS(on)</sub>	< tvn	50	BSD213 50	BSD214 50	50	Ω
$V_{SB} = 0$ ; $I_S = 1 \mu A$ Drain-source resistance $I_D = 1,0 \text{ mA}$ ; $V_{SB} = 0$ ; $V_{GS} = 5 \text{ V}$ $V_{GS} = 10 \text{ V}$		< tvn	50 70 30 45	BSD213 50 70	BSD214 50 70	50 70	Ω
$V_{SB} = 0$ ; $I_S = 1 \mu A$ Drain-source resistance $I_D = 1,0 \text{ mA}$ ; $V_{SB} = 0$ ; $V_{GS} = 5 \text{ V}$ $V_{GS} = 10 \text{ V}$ $V_{GS} = 15 \text{ V}$	R <sub>DS(on)</sub>	<pre>typ. </pre>	50 70 30 45 25	50 70 30	50 70 30 45 25	50 70 30	ΩΩ
$V_{SB} = 0$ ; $I_S = 1 \mu A$ Drain-source resistance $I_D = 1,0 \text{ mA}$ ; $V_{SB} = 0$ ; $V_{GS} = 5 \text{ V}$ $V_{GS} = 10 \text{ V}$	R <sub>DS(on)</sub> R <sub>DS(on)</sub>	<pre>typ. &lt; typ. typ.</pre>	50 70 30 45	50 70 30 45	50 70 30 45	50 70 30 45	Ω
$V_{SB} = 0$ ; $I_S = 1 \mu A$ Drain-source resistance $I_D = 1,0 \text{ mA}$ ; $V_{SB} = 0$ ; $V_{GS} = 5 \text{ V}$ $V_{GS} = 10 \text{ V}$ $V_{GS} = 15 \text{ V}$	R <sub>DS(on)</sub> R <sub>DS(on)</sub> R <sub>DS(on)</sub>	<pre>typ. &lt; typ. typ.</pre>	50 70 30 45 25	50 70 30 45	50 70 30 45 25	50 70 30 45	ΩΩ
$V_{SB} = 0$ ; $I_S = 1 \mu A$ Drain-source resistance $I_D = 1,0 \text{ mA}$ ; $V_{SB} = 0$ ; $V_{GS} = 5 \text{ V}$ $V_{GS} = 10 \text{ V}$ $V_{GS} = 15 \text{ V}$ $V_{GS} = 25 \text{ V}$	R <sub>DS(on)</sub> R <sub>DS(on)</sub> R <sub>DS(on)</sub> R <sub>DS(on)</sub>	<pre>typ. <pre>typ. typ.</pre></pre>	50 70 30 45 25	50 70 30 45 25	50 70 30 45 25 15	50 70 30 45	ΩΩ
$V_{SB} = 0$ ; $I_S = 1 \mu A$ Drain-source resistance $I_D = 1,0 \text{ mA}$ ; $V_{SB} = 0$ ; $V_{GS} = 5 \text{ V}$ $V_{GS} = 10 \text{ V}$ $V_{GS} = 15 \text{ V}$ $V_{GS} = 25 \text{ V}$ DYNAMIC CHARACTERISTICS	R <sub>DS(on)</sub> R <sub>DS(on)</sub> R <sub>DS(on)</sub> R <sub>DS(on)</sub>	<pre>typ. &lt; typ. typ.</pre>	50 70 30 45 25	50 70 30 45 25	50 70 30 45 25	50 70 30 45	ΩΩ
$V_{SB} = 0$ ; $I_S = 1 \mu A$ Drain-source resistance $I_D = 1,0 \text{ mA}$ ; $V_{SB} = 0$ ; $V_{GS} = 5 \text{ V}$ $V_{GS} = 10 \text{ V}$ $V_{GS} = 15 \text{ V}$ $V_{GS} = 25 \text{ V}$ DYNAMIC CHARACTERISTICS  Forward transconductance at $f = 1 \text{ k}$	R <sub>DS(on)</sub> R <sub>DS(on)</sub> R <sub>DS(on)</sub> R <sub>DS(on)</sub> R <sub>DS(on)</sub>	<pre>typ.  typ.  typ.  typ.</pre>	50 70 30 45 25	50 70 30 45 25	50 70 30 45 25 15	50 70 30 45	$\Omega$ $\Omega$
$V_{SB}$ = 0; $I_S$ = 1 μA  Drain-source resistance $I_D$ = 1,0 mA; $V_{SB}$ = 0; $V_{GS}$ = 5 V $V_{GS}$ = 10 V $V_{GS}$ = 15 V $V_{GS}$ = 25 V  DYNAMIC CHARACTERISTICS  Forward transconductance at f = 1 k $V_{DS}$ = 10 V; $V_{SB}$ = 0; $I_D$ = 20 m/s  Capacitance at f = 1 MHz (see Fig. 2	R <sub>DS(on)</sub> R <sub>DS(on)</sub> R <sub>DS(on)</sub> R <sub>DS(on)</sub> R <sub>DS(on)</sub>	<pre>typ.  typ.  typ.  typ.</pre>	50 70 30 45 25	50 70 30 45 25	50 70 30 45 25 15	50 70 30 45	$\Omega$ $\Omega$
$V_{SB}$ = 0; $I_S$ = 1 μA  Drain-source resistance $I_D$ = 1,0 mA; $V_{SB}$ = 0; $V_{GS}$ = 5 V $V_{GS}$ = 10 V $V_{GS}$ = 15 V $V_{GS}$ = 25 V  DYNAMIC CHARACTERISTICS  Forward transconductance at f = 1 k $V_{DS}$ = 10 V; $V_{SB}$ = 0; $I_D$ = 20 m/s  Capacitance at f = 1 MHz (see Fig. 2 V GS = V BS = -15 V; $V_{DS}$ = 10 V	R <sub>DS(on)</sub> R <sub>DS(on)</sub> R <sub>DS(on)</sub> R <sub>DS(on)</sub> Hz A g <sub>fs</sub>	<pre>&lt; typ. <pre>&lt; typ. typ. typ. </pre></pre>	50 70 30 45 25	50 70 30 45 25	50 70 30 45 25 15	50 70 30 45	$egin{array}{c} \Omega & & & & & \\ \Omega & & & & & \\ \Omega & & & & &$

#### **DYNAMIC CHARACTERISTICS (continued)**




Fig. 2 Capacitances model.

$$C_{iss} = C_{GS} + C_{GD} + C_{GB}$$

$$C_{oss} = C_{GD} + C_{BD}$$


$$C_{rss} = C_{GD}$$

Switching times (see Fig. 3)  $V_{DD} = 10 \text{ V}; V_i = -5 \text{ V} \text{ to } +5 \text{ V}$ 

+5 V

 $t_{\mbox{on}}$  typ.  $t_{\mbox{off}}$  typ.

1,0 5,0 ns ns






Fig. 3 Switching times test circuit and input and output waveforms.

#### Pulse generator:

 $R_i = 50 \Omega$ 

 $t_r < 0.5 \text{ ns}$ 

 $t_{\rm f} < 1.0 \, \rm ns$ 

 $t_D = 20 \text{ ns}$ 

 $\delta < 0.01$ 

### **BSD254; BSD254A; BSD254AR**

#### **FEATURES**

- · High-speed switching
- · No secondary breakdown.

#### **DESCRIPTION**


N-channel depletion mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

#### PINNING - TO-92 variant

PIN	DESCRIPTION
BSD254	
1	gate
2	drain
3	source
BSD254	A
1	source
2	gate
3	drain
BSD254	AR
1	drain
2	gate
3	source

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	250	٧
I <sub>D</sub>	DC drain current		_	200	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	_	0.85	W
±V <sub>GSO</sub>	gate-source voltage	open drain	_	20	٧
R <sub>DS(on)</sub>	drain-source on-resistance	$I_D = 20 \text{ mA};$ $V_{GS} = 0$	-	20	Ω
V <sub>GS(off)</sub>	gate-source cut-off voltage	$I_D = 100 \mu A;$ $V_{DS} = 60 V$	-1.65	-0.75	٧



#### **LIMITING VALUES**


In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		1-	250	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	٧
I <sub>D</sub>	DC drain current		_	200	mA
I <sub>DM</sub>	peak drain current		_	1.2	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C; note 1	_	0.85	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>j</sub>	operating junction temperature			150	°C

Philips Semiconductors Product specification

# N-channel depletion mode vertical D-MOS transistors

### BSD254; BSD254A; BSD254AR




$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25 \text{ °C}}$$

Typical R<sub>DS(on)</sub>:

(1)  $I_D = 250 \text{ mA}; V_{GS} = 5 \text{ V}.$ 

(2)  $I_D = 20 \text{ mA}; V_{GS} = 0.$ 

Fig.12 Temperature coefficient of drain-source on-resistance.



$$k = \frac{V_{GS(th)} \ at \ T_j}{V_{GS(th)} \ at \ 25 \ ^{\circ}C}.$$
Typical  $V_{GS(th)} \ at \ I_D = 1 \ mA; \ V_{DS} = 3 \ V.$ 

Fig.13 Temperature coefficient of gate-source threshold voltage.

BSD254; BSD254A; BSD254AR

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE	
R <sub>th j-a</sub>	from junction to ambient; note 1	145 K/W	

#### Note


1. Device mounted on an epoxy printed circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm x 10 mm.


#### STATIC CHARACTERISTICS


 $T_i = 25$  °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT	
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A; V_{GS} = -3 V$	250	-	V	
I <sub>DSX</sub>	drain-source cut-off leakage current	$V_{DS} = 200 \text{ V}; V_{GS} = -3 \text{ V}$	-	100	nA	
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}; V_{DS} = 0$	_	100	nA	
V <sub>GS(off)</sub>	gate-source cut-off voltage	$I_D = 100 \mu\text{A};  V_{DS} = 60 \text{V}$	-1.65	-0.75	V	
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = 3 \text{ V}$	-1.4	-0.6	V	
R <sub>DS(on)</sub>	drain-source on-resistance	$I_D = 20 \text{ mA}; V_{GS} = 0$	-	20	Ω	
		$I_D = 250 \text{ mA}; V_{GS} = 5 \text{ V}$	-	12	Ω	
I <sub>DSS</sub>	drain saturation current	$V_{DS} = 25 \text{ V}; V_{GS} = 0$	70	-	mA	
IY <sub>fs</sub> I	transfer admittance	$I_D = 250 \text{ mA}; V_{DS} = 25 \text{ V}$	200	T-	mS	
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = -3 \text{ V};$ f = 1 MHz	-	90	pF	
C <sub>oss</sub>	output capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = -3 \text{ V};$ f = 1 MHz	-	30	pF	
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = -3 \text{ V};$ f = 1 MHz	-	15	pF	
Switching time	Switching times (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = -3 \text{ to } +5 \text{ V}$	-	10	ns	
t <sub>off</sub>	turn-off time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = +5 \text{ to } -3 \text{ V}$	-	30	ns	

### BSD254; BSD254A; BSD254AR












### BSD254; BSD254A; BSD254AR






 $V_{DS} = 10 \text{ V}; T_i = 25 \text{ }^{\circ}\text{C}.$ 

Fig.7 Typical transfer characteristics.



Eig P. Droin gourge on register

Fig.8 Drain-source on-resistance as a function of drain current, typical values.



 $I_D = 10 \text{ mA}; T_i = 25 \,^{\circ}\text{C}.$ 


Fig.9 Drain-source on-resistance as a function of gate-source voltage, typical values.


 $T_i = 25$  °C.

Philips Semiconductors Product specification

# N-channel depletion mode vertical D-MOS transistors

### BSD254; BSD254A; BSD254AR





BSN10; BSN10A

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### DESCRIPTION


N-channel enhancement mode vertical D-MOS transistor in a TO-92 envelope, intended for use in general purpose fast switching applications.

#### **PINNING**

PIN	DESCRIPTION		
	BSN10		
1	gate		
2	drain		
3	source		
	BSN10A		
1	source		
2	gate		
3	drain		

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage	50	V
I <sub>D</sub>	DC drain current	175	mA
R <sub>DS(on)</sub>	drain-source on-resistance	15	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage	1.8	V



#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage			50	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	V
I <sub>D</sub>	DC drain current		_	175	mA
I <sub>DM</sub>	peak drain current		-	300	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	830	mW
T <sub>stg</sub>	storage temperature range		65	150	°C
Ti	junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient (note 1)	150 K/W

#### Note


1. Device mounted on a printed circuit board, maximum lead length 4 mm.


BSN10; BSN10A

#### **CHARACTERISTICS**

T<sub>i</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A; V_{GS} = 0$	50	-	-	V
I <sub>DSS</sub>	drain-source leakage current	$V_{DS} = 40 \text{ V}; V_{GS} = 0$	-	-	1	μА
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}; V_{DS} = 0$		-	100	nA
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{GS} = V_{DS}$	0.4	_	1.8	٧
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 100 mA; V <sub>GS</sub> = 10 V	-	8	15	Ω
		I <sub>D</sub> = 100 mA; V <sub>GS</sub> = 5 V	-	12	20	Ω
		I <sub>D</sub> = 10 mA; V <sub>GS</sub> = 2.5 V	1-	18	30	Ω
IY <sub>fs</sub> I	transfer admittance	I <sub>D</sub> = 100 mA; V <sub>DS</sub> = 10 V	40	80	-	mS
C <sub>iss</sub>	input capacitance	$V_{DS} = 10 \text{ V}; V_{GS} = 0; f = 1 \text{ MHz}$	7-	8	15	pF
Coss	output capacitance	$V_{DS} = 10 \text{ V}; V_{GS} = 0; f = 1 \text{ MHz}$	-	7	15	pF
C <sub>rss</sub>	feedback capacitance	V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0; f = 1 MHz	T	2	5	pF
Switching ti	mes					
t <sub>on</sub>	turn-on time	I <sub>D</sub> = 100 mA; V <sub>DD</sub> = 20 V; V <sub>GS</sub> = 0 to 10 V	-	2	5	ns
t <sub>off</sub>	turn-off time	I <sub>D</sub> = 100 mA; V <sub>DD</sub> = 50 V; V <sub>GS</sub> = 0 to 10 V	-	5	10	ns








 $V_{GS} = 0$ ; f = 1 MHz;  $T_j = 25$  °C.

Fig.3 Capacitance as a function of drain-source voltage, typical values.

BSN10; BSN10A










Fig.7 Drain-source on-resistance as a function


of gate-source voltage, typical values.

April 1995 379

Fig.6 Drain-source on-resistance as a function

of drain current, typical values.

BSN10; BSN10A




$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25 \text{ °C}}.$$

Typical R<sub>DS(on)</sub> at 100 mA/10 V.

(1) 
$$I_D = 10 \text{ mA}$$
;  $V_{GS} = 2.5 \text{ V}$ .

(2) 
$$I_D = 100 \text{ mA}$$
;  $V_{GS} = 10 \text{ V}$ .

Fig.8 Temperature coefficient of drain-source on-resistance.



$$k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \text{ °C}}.$$

Typical V<sub>GS(th)</sub> at 1 mA.

Fig.9 Temperature coefficient gate-source threshold voltage.

**BSN20** 

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### **DESCRIPTION**


N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope, intended for use as a surface-mounted device in thin and thick film circuits and in general purpose fast switching applications.

#### **PINNING**

PIN	DESCRIPTION	
1	gate	
2	source	
3	drain	

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage	50	V
l <sub>D</sub>	DC drain current	100	mA
R <sub>DS(on)</sub>	drain-source on-resistance	15	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage	1.8	٧



#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		<b>—</b>	50	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	<b>—</b>	20	V
I <sub>D</sub>	DC drain current		-	100	mA
I <sub>DM</sub>	peak drain current		<b>—</b>	300	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	300	mW
		up to T <sub>amb</sub> = 25 °C (note 2)	_	250	mW
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>j</sub>	junction temperature		_	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient (note 1)	430 K/W
R <sub>th j-a</sub>	from junction to ambient (note 2)	500 K/W

#### Notes


- 1. Transistor mounted on a ceramic substrate, 10 x 8 x 0.7 mm.
- 2... Transistor mounted on a printed circuit board.

**BSN20** 

#### **CHARACTERISTICS**


T<sub>i</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10  \mu A;  V_{GS} = 0$	50	-	-	٧
I <sub>DSS</sub>	drain-source leakage current	$V_{DS} = 40 \text{ V}; V_{GS} = 0$	<b> </b> -	I-	1	μА
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V; } V_{DS} = 0$	-	-	100	nA
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{GS} = V_{DS}$	0.4	-	1.8	٧
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 100 mA; V <sub>GS</sub> = 10 V	-	8	15	Ω
		$I_D = 100 \text{ mA}; V_{GS} = 5 \text{ V}$	<b> </b> -	14	20	Ω
		$I_D = 10 \text{ mA}; V_{GS} = 2.5 \text{ V}$	-	18	30	Ω
IY <sub>fs</sub> I	transfer admittance	I <sub>D</sub> = 100 mA; V <sub>DS</sub> = 10 V	40	80	-	mS
C <sub>iss</sub>	input capacitance	$V_{DS} = 10 \text{ V}; V_{GS} = 0; f = 1 \text{ MHz}$	]-	8	15	pF
Coss	output capacitance	$V_{DS} = 10 \text{ V}; V_{GS} = 0; f = 1 \text{ MHz}$	-	7	15	pF
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 10 \text{ V}; V_{GS} = 0; f = 1 \text{ MHz}$	-	2	5	pF
Switching tir	mes				,	
t <sub>on</sub>	turn-on time	I <sub>D</sub> = 100 mA; V <sub>DD</sub> = 20 V; V <sub>GS</sub> = 0 to 10 V	-	2	5	ns
t <sub>off</sub>	turn-off time	I <sub>D</sub> = 100 mA; V <sub>DD</sub> = 20 V; V <sub>GS</sub> = 0 to 10 V	-	5	10	ns



- (1) Mounted on a ceramic substrate.
- (2) Mounted on a printed circuit board.


Fig.2 Power derating curve.



 $V_{GS} = 0$ ; f = 1 MHz;  $T_i = 25$  °C.


Fig.3 Capacitance as a function of drain-source voltage, typical values.

**BSN20** 




$$I_j = 25^{\circ}$$
 C.

Fig.4 Typical output characteristics.




$$V_{DS} = 10 \text{ V}$$
;  $T_i = 25 \,^{\circ}\text{C}$ .

Fig.5 Typical transfer characteristics.



T<sub>i</sub> = 25 °C.

Fig.6 Drain-source on-resistance as a function of drain current, typical values.




 $V_{DS} = 0.1 \text{ V; } T_i = 25 \text{ }^{\circ}\text{C}.$ 

Fig.7 Drain-source on-resistance as a function of gate-source voltage, typical values.

April 1995 383

**BSN20** 




$$k = \frac{R_{D \otimes on} \text{ at } T_j}{R_{D \otimes on} \text{ at } 25 \text{ }^{\circ}C}.$$

Typical R<sub>DS(on)</sub> at 100 mA/10 V.

(1) 
$$I_D = 10$$
 mA;  $V_{GS} = 2.5$  V.

(2) 
$$I_D = 100 \text{ mA}$$
;  $V_{GS} = 10 \text{ V}$ .

Fig.8 Temperature coefficient of drain-source on-resistance.



$$k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \text{ °C}}.$$

Typical V<sub>GS(th)</sub> at 1 mA.

Fig.9 Temperature coefficient of gate-source threshold voltage.

#### **Philips Semiconductors**

Data sheet		
status	Product specification	
date of issue April 1995		

### BSN204/BSN204A N-channel enhancement mode vertical D-MOS transistor

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### **DESCRIPTION**

N-channel enhancement mode vertical D-MOS transistor in a TO-92 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

#### **PINNING - TO-92 (BSN204)**

PIN	DESCRIPTION
1	gate
2	drain
3	source


#### PINNING - TO-92 (BSN204A)

PIN	DESCRIPTION
1	source
2	gate
3	drain

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
$V_{DS}$	drain-source voltage		200	٧
I <sub>D</sub>	drain current	DC value	250	mA
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 100 mA V <sub>GS</sub> = 2.8 V	8	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	1.8	٧

#### PIN CONFIGURATION



Philips Semiconductors Product specification

# N-channel enhancement mode vertical D-MOS transistor

### BSN204/BSN204A

#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	200	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	٧
I <sub>D</sub>	drain current	DC value	_	250	mA
I <sub>DM</sub>	drain current	peak value	_	1	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	-	1	W
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>j</sub>	junction temperature		_	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient	125	K/W
1	(note 1)		

#### Note

 Device mounted on a printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm².

Philips Semiconductors Product specification

## N-channel enhancement mode vertical D-MOS transistor


### BSN204/BSN204A


#### **CHARACTERISTICS**

 $T_i = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A$ $V_{GS} = 0$	200	-		V
I <sub>DSS</sub>	drain-source leakage current	V <sub>DS</sub> = 160 V V <sub>GS</sub> = 0	-	-	1	μА
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}$ $V_{DS} = 0$	-	-	100	nA
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	0.4	1	1.8	V
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 100 mA V <sub>GS</sub> = 2.8 V	-	5	8	Ω
Y <sub>fs</sub>	transfer admittance	$I_D = 300 \text{ mA}$ $V_{DS} = 25 \text{ V}$	200	400	_	mS
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 V$ $V_{GS} = 0$ $f = 1 MHz$	_	50	80	pF
C <sub>oss</sub>	output capacitance	$V_{DS} = 25 V$ $V_{GS} = 0$ $f = 1 MHz$	-	20	30	pF
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 25 V$ $V_{GS} = 0$ $f = 1 MHz$	-	5	10	pF
Switching ti	mes (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$I_D = 250 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	_	5	10	ns
t <sub>off</sub>	turn-off time	$I_D = 250 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	20	30	ns

### BSN204/BSN204A





# N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope. Designed primarily as a line current interrupter in telephone sets, it can also be applied in other applications such as in relays, line and high speed transformer drivers etc.

#### **Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown
- Low R<sub>DS on</sub>

#### QUICK REFERENCE DATA

Drain-source voltage	V <sub>DS</sub>	max.	200 V
Gate-source voltage (open drain)	± V <sub>GSO</sub>	max.	20 V
Drain current (DC)	۱ <sub>D</sub>	max.	300 mA
Total power dissipation up to  T <sub>amb</sub> = 25 °C  Drain-source ON-resistance	P <sub>tot</sub>	max.	1 W
$I_D = 400 \text{ mA}$ ; $V_{GS} = 10 \text{ V}$	$R_{DSon}$	typ. max.	4.5 Ω 6 Ω
Transfer admittance $I_D = 400 \text{ mA}$ ; $V_{DS} = 25 \text{ V}$	y <sub>fs</sub>	min. typ.	200 mS 350 mS

#### MECHANICAL DATA Fig.1 TO-92 variant.

Dimensions in mm

#### Pinning

#### **BSN205**

1 = gate

2 = drain

3 = source


#### BSN205A


1 = source


2 = gate











April 1

### BSN205 BSN205A


#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V <sub>DS</sub>	max.	200	V
Gate-source voltage (open drain)	± V <sub>GSO</sub>	max.	20	٧
Drain current (DC)	I <sub>D</sub>	max.	300	mΑ
Drain current (peak)	IDM	max.	1.2	Α
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1)	P <sub>tot</sub>	max.	1	W
Storage temperature range	$T_{stg}$	65 to -	150	oC
Junction temperature	Тj	max.	150	οС
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	125	K/W
CHARACTERISTICS				
T <sub>j</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage		i	200	
$I_D = 10 \mu\text{A}; V_{GS} = 0$	V <sub>(BR)DSS</sub>	min.	200	V
Drain-source leakage current V <sub>DS</sub> = 160 V; V <sub>GS</sub> = 0	IDSS	max.	1	μΑ
Gate-source leakage current V <sub>GS</sub> = 20 V; V <sub>DS</sub> = 0	IGSS	max.	100	nA
Gate threshold voltage		min.	0.8	V
$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$	$V_{GS(th)}$	max.	2.8	
Drain-source ON-resistance	D	typ.	4	Ω
$I_D = 400 \text{ mA}; V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	max.	6	Ω
Transfer admittance		min.	200	mS
$I_D = 400 \text{ mA}; V_{DS} = 25 \text{ V}$	lyfsl	typ.	350	
Input capacitance at f = 1 MHz		typ.	45	pF
$V_{DS} = 25 \text{ V}; V_{GS} = 0$	C <sub>iss</sub>	max.		pF
Output capacitance at f = 1 MHz		tvo	15	рF
$V_{DS} = 25 V; V_{GS} = 0$	$C_{oss}$	typ. max.		рF
Feedback capacitance at f = 1 MHz			2 5	E
$V_{DS} = 25 \text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.		pF pF
Switching times (see Figs 2 and 3)				•
$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V}$		typ.	5	ns
$V_{GS} = 0$ to 10 V	t <sub>on</sub>	max.		ns
	<sup>t</sup> off	typ.		ns
	-011	max.	20	ns

#### Note

<sup>1.</sup> Transistor mounted on printed-circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.






Fig.2 Switching time test circuit.

Fig.3 Input and output waveforms.



# N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTORS

N-channel enhancement mode vertical D-MOS transistors in TO-92 variant envelope and designed for use as line current interrupters in telephone sets and for application in relay, high-speed and line-transformer drivers.

#### **Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown
- Low RDS(on)

#### **QUICK REFERENCE DATA**

Drain-source voltage	V <sub>DS</sub>	max.	250 V
Drain current (DC)	۱ <sub>D</sub>	max.	300 mA
Total power dissipation up to T <sub>amb</sub> = 25 °C	$P_{tot}$	max.	1 W
Drain-source on-resistance $I_D = 300 \text{ mA}$ ; $V_{GS} = 10 \text{ V}$	R <sub>DS(on)</sub>	typ. max.	5.0 Ω 7.0 Ω
Gate-source threshold voltage	$V_{GS(th)}$	max.	2 V

#### **MECHANICAL DATA**

Dimensions in mm

Fig.1 TO-92 variant.

#### Pinning (BSN254)

1 = gate

2 = drain

3 = source





#### Pinning (BSN254A)


1 = source

2 = gate









Note: Various pinnings are available on request.

### BSN254 BSN254A

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage Gate-source voltage (open drain) Drain current (DC) Drain current (peak) Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1) Storage temperature range	V <sub>DS</sub> ±V <sub>GSO</sub> I <sub>D</sub> I <sub>DM</sub> P <sub>tot</sub> T <sub>stg</sub>	max. max. max. max. max.	1.2 1 150	V mA A W oC
Junction temperature	Tj	max.	150	or.
THERMAL RESISTANCE From junction to ambient (note 1)	R <sub>th j-a</sub>	=	125	K/W
CHARACTERISTICS  T <sub>j</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage $I_D = 10 \mu A$ ; $V_{GS} = 0$	V <sub>(BR)DSS</sub>	min.	250	٧
Drain-source leakage current V <sub>DS</sub> = 200 V; V <sub>GS</sub> = 0	IDSS	max.	. 1	μΑ
Gate-source leakage current ±V <sub>GS</sub> = 20 V; V <sub>DS</sub> = 0	<sup>±I</sup> GSS	max.	100	nA
Gate threshold voltage $I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$	V <sub>GS(th)</sub>	min. max.	0.8 2.0	
Drain-source on-resistance $I_D = 300 \text{ mA}$ ; $V_{GS} = 10 \text{ V}$	R <sub>DS</sub> (on)	typ. max.	5.0 7.0	Ω
$I_D = 20$ mA; $V_{GS} = 2.4$ V Transfer admittance	R <sub>DS(on)</sub>	max. min.	10 200	
$I_D = 300 \text{ mA}; V_{DS} = 25 \text{ V}$	Y <sub>fs</sub>	typ.	400	
Input capacitance at f = 1 MHz  VDS = 25 V; VGS = 0  Output capacitance at f = 1 MHz	C <sub>iss</sub>	typ. max.		pF pF
$V_{DS} = 25 \text{ V}; V_{GS} = 0$	C <sub>oss</sub>	typ. max.		pF pF
Feedback capacitance at f = 1 MHz  VDS = 25 V; VGS = 0  Switching times (ass Figs 2 and 2)	C <sub>rss</sub>	typ. max.	5	pF pF
Switching times (see Figs 2 and 3) $I_D = 250 \text{ mA}$ ; $V_{DD} = 50 \text{ V}$ ; $V_{GS} = 0 \text{ to } 10 \text{ V}$	ton	typ. max.		ns ns
	<sup>t</sup> off	typ. max.	-	ns ns

#### Note

<sup>1.</sup> Device mounted on printed-circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.




Fig.2 Switching times test circuit.





Fig.4 Power derating curve.






Fig.3 Input and output waveforms.




Fig.5 Output characteristics;  $T_j = 25$  °C; typical values.

Fig.6 Transfer characteristic;  $V_{DS}$  = 10 V;  $T_j$  = 25 °C; typical value.




Fig.7 On-resistance as a function of drain current;  $T_i = 25$  °C; typical values.




Fig.9 k =  $\frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \text{ °C}}$ ;

V<sub>GS(th)</sub> at 1 mA; typical values.




Fig.8 Capacitances as a function of drainsource voltage;  $V_{GS}$  = 0; f = 1 MHz;  $T_i$  = 25 °C; typical values.




Fig. 10 k = 
$$\frac{RDS(on) \text{ at } T_j}{RDS(on) \text{ at } 25 \text{ °C}}$$
;

typical values.

#### **Philips Semiconductors**

Data sheet			
status	Product specification		
date of issue	April 1995		
	-		

### **BSN274/BSN274A**

# N-channel enhancement mode vertical D-MOS transistor

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc., due to low threshold voltage
- · High speed switching
- · No secondary breakdown

#### **DESCRIPTION**


Silicon n-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high speed and line transformer drivers.

#### **QUICK REFERENCE DATA**


SYMBOL	PARAMETER	MAX.	UNIT
$V_{DS}$	drain-source voltage	270	V
ID	drain current (DC)	250	mA
R <sub>DS(on)</sub>	drain-source on-resistance	8	Ω
V <sub>GS(th)</sub>	threshold voltage	2	V

### **BSN274/BSN274A**

#### **MECHANICAL DATA**



#### **PIN CONFIGURATION**



#### PINNING (BSN274)

PIN	DESCRIPTION	
1	gate	
2	drain	
3	source	

Note: Other pinnings are available on request.

#### PINNING (BSN274A)

PIN	DESCRIPTION
1	source
2	gate
3	drain

Philips Semiconductors Product specification

### N-channel enhancement mode vertical D-MOS transistor

### **BSN274/BSN274A**

#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	270	V
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	V
lD	drain current	DC	T -	250	mA
I <sub>DM</sub>	drain current	peak	-	1	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	1	w
T <sub>stg</sub>	storage temperature range		-65	150	°C
Tj	operating junction temperature			150	°C

#### THERMAL RESISTANCE

SYMB	L PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient (note 1)	125	K/W

#### Notes

1. Transistor mounted on printed circuit board, maximum lead length 4 mm, mounting pad for drain leads minimum 10 mm x 10 mm.

Philips Semiconductors Product specification

# N-channel enhancement mode vertical D-MOS transistor


### **BSN274/BSN274A**


#### **CHARACTERISTICS**

 $T_i = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	V <sub>GS</sub> = 0 I <sub>D</sub> = 10 μA	270	_	-	V
IDSS	drain-source leakage current	V <sub>DS</sub> = 220 V V <sub>GS</sub> = 0	-	_	1	μА
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}$ $V_{DS} = 0$	-	_	100	nA
V <sub>GS(th)</sub>	gate threshold voltage	$I_D = 1 \text{ mA}$ $V_{DS} = V_{GS}$	0.8	-	2	v
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 250 mA V <sub>GS</sub> = 10 V	-	6.5	8	Ω
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 20 mA V <sub>GS</sub> = 2.4 V	_	9	14	Ω
Y <sub>fs</sub>	transfer admittance	I <sub>D</sub> = 250 mA V <sub>DS</sub> = 25 V	200	400	-	mS
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 V$ $V_{GS} = 0$ $f = 1 MHz$	-	65	90	pF
C <sub>oss</sub>	output capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0 f = 1 MHz	_	20	30	pF
C <sub>rss</sub>	feedback capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0 f = 1 MHz	-	5	15	pF
Switching ti	mes (see Figs 2 and 3)					
t <sub>on</sub>	switching-on time	I <sub>D</sub> = 250 mA V <sub>DD</sub> = 50 V V <sub>GS</sub> = 0 to 10 V	_	5	10	ns
t <sub>off</sub>	switching-off time	I <sub>D</sub> = 250 mA V <sub>DD</sub> = 50 V V <sub>GS</sub> = 0 to 10 V	-	20	30	ns

### **BSN274/BSN274A**





### **BSN304; BSN304A**

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- No secondary breakdown.

#### **DESCRIPTION**


N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

#### PINNING - TO-92 variant

PIN	DESCRIPTION				
BSN304	BSN304				
1	gate				
2	drain				
3	source				
BSN304	Α				
1	source				
2	gate				
3	drain				

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	
V <sub>DS</sub>	drain-source voltage		_	300	٧
I <sub>D</sub>	DC drain current		_	250	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C		1	W
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	٧
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 250 mA; V <sub>GS</sub> = 10 V	_	8	Ω
$V_{GS(off)}$	gate-source cut-off voltage	$I_D = 1 \text{ mA};$ $V_{GS} = V_{DS}$	0.8	2	>



BSN304; BSN304A

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	300	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	_	20	٧
I <sub>D</sub>	DC drain current		_	250	mA
I <sub>DM</sub>	peak drain current		_	1	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C; note 1	_	1	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>i</sub>	operating junction temperature		_	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient; note 1	125 K/W

#### Note


 Device mounted on an epoxy printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm².


#### STATIC CHARACTERISTICS


T<sub>i</sub> = 25 °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A; V_{GS} = 0$	300		_	V
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}; V_{DS} = 0$	_	_	100	nA
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$	0.8	-	2	V
R <sub>DS(on)</sub>	drain-source on-resistance	$I_D = 250 \text{ mA}; V_{GS} = 10 \text{ V}$	-	6.7	8	Ω
		$I_D = 20 \text{ mA}; V_{GS} = 2.4 \text{ V}$	_	7.9	14	Ω
I <sub>DSS</sub>	drain-source leakage current	$V_{DS} = 240 \text{ V}; V_{GS} = 0$	-	-	100	nA
IY <sub>fs</sub> I	transfer admittance	$I_D = 250 \text{ mA}; V_{DS} = 25 \text{ V}$	200	380	1-	mS
C <sub>iss</sub>	input capacitance	V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0; f = 1 MHz	-	57	90	pF
C <sub>oss</sub>	output capacitance	V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0; f = 1 MHz	_	15	30	pF
C <sub>rss</sub>	feedback capacitance	V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0; f = 1 MHz	-	2.6	15	pF
Switching ti	mes (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	2.5	10	ns
t <sub>off</sub>	turn-off time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = 10 \text{ to } 0 \text{ V}$	-	17	30	ns

### BSN304; BSN304A











 $V_{GS} = 0$ ; f = 1 MHz;  $T_i = 25$  °C.

### BSN304; BSN304A









Fig.8 Drain-source on-resistance as a function of drain current, typical values.





 $V_{DS}$  = 100 mV;  $T_j$  = 25 °C.

Fig.9 Drain-source on-resistance as a function of gate-source voltage, typical values.


T<sub>i</sub> = 25 °C.

### BSN304; BSN304A





### BSN304; BSN304A




$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25 \text{ °C}}$$

Typical R<sub>DS(on)</sub>;

(1) 
$$I_D = 250 \text{ mA}; V_{GS} = 10 \text{ V}.$$

(2) 
$$I_D = 20 \text{ mA}; V_{GS} = 2.4 \text{ V}.$$

Fig.12 Temperature coefficient of drain-source on-resistance.



$$k = \frac{V_{GS(th)} \ at \ T_j}{V_{GS(th)} \ at \ 25 \ ^{\circ}C}.$$

Fig.13 Temperature coefficient of gate-source threshold voltage.

BSP89

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### DESCRIPTION


N-channel enhancement mode vertical D-MOS transistor in a SOT223 envelope, intended for use as a surface-mounted device in line current interruptors in telephone sets and for application in relay, high speed and line transformer drivers.

#### **PINNING**

PIN	PIN DESCRIPTION			
	Code: BSP89			
1	gate			
2	drain			
3	source			
4	drain			

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage	240	V
I <sub>D</sub>	DC drain current	350	mA
R <sub>DS(on)</sub>	drain-source on-resistance	6	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage	2	٧



#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	240	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	_	20	٧
I <sub>D</sub>	DC drain current		_	350	mA
I <sub>DM</sub>	peak drain current		-	1.4	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	1.5	W
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>j</sub>	junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient (note 1)	83.3 K/W

#### Note


1. Transistor mounted on an epoxy printed circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 cm<sup>2</sup>.


BSP89

#### **CHARACTERISTICS**


 $T_i = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A; V_{GS} = 0$	240	-	-	V
I <sub>DSS</sub>	drain-source leakage current	$V_{DS} = 60 \text{ V}; V_{GS} = 0$	-	-	200	nA
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V; } V_{DS} = 0$	-	_	100	nA
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{GS} = V_{DS}$	0.8	_	2	V
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 340 mA; V <sub>GS</sub> = 10 V	-	4	6	Ω
	·	$I_D = 340 \text{ mA}; V_{GS} = 4.5 \text{ V}$	-	-	10	Ω
IY <sub>ts</sub> I	transfer admittance	I <sub>D</sub> = 340 mA; V <sub>DS</sub> = 25 V	140	350	-	mS
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0; f = 1 \text{ MHz}$	<b>-</b>	65	140	pF
Coss	output capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0; f = 1 \text{ MHz}$	-	20	30	pF
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0; f = 1 \text{ MHz}$	-	5	9	pF
Switching ti	mes (see Figs 3 and 4)					
t <sub>on</sub>	turn-on time	I <sub>D</sub> = 250 mA; V <sub>DD</sub> = 50 V; V <sub>GS</sub> = 0 to 10 V	-	5	10	ns
t <sub>off</sub>	turn-off time	I <sub>D</sub> = 250 mA; V <sub>DD</sub> = 50 V; V <sub>GS</sub> = 0 to 10 V	-	20	30	ns





BSP89



BSP92

#### **FEATURES**

- Low threshold voltage V<sub>GS(th)</sub>
- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### **DESCRIPTION**


P-channel enhancement mode vertical D-MOS transistor in a SOT223 envelope, intended for use as a surface-mounted device in line current interruptor in telephone sets and for application in relay, high speed and line transformer drivers.

#### **PINNING**

PIN	DESCRIPTION	
1	gate	
2	drain	
3	source	
4	drain	

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
-V <sub>DS</sub>	drain-source voltage	240	V
-I <sub>D</sub>	DC drain current	180	mA
R <sub>DS(on)</sub>	drain-source on-resistance	20	Ω
-V <sub>GS(th)</sub>	gate-source threshold voltage	1.8	V



#### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
-V <sub>DS</sub>	drain-source voltage		<b>—</b>	240	V
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	V
-I <sub>D</sub>	DC drain current		-	180	mA
-I <sub>DM</sub>	peak drain current		-	720	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	1.5	W
T <sub>stg</sub>	storage temperature range		-65	150	°C
T,	junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient (note 1)	83.3 K/W

#### Note


1. Transistor mounted on an epoxy printed circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 cm².


BSP92

#### **CHARACTERISTICS**


 $T_j = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
-V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$-I_D = 10 \mu A; V_{GS} = 0$	240	-	-	V
-I <sub>DSS</sub>	drain-source leakage current	$-V_{DS} = 200 \text{ V}; V_{GS} = 0$	-	-	1	μА
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V; } V_{DS} = 0$	-	-	100	nA
-V <sub>GS(th)</sub>	gate-source threshold voltage	$-I_D = 1 \text{ mA}; V_{GS} = V_{DS}$	0.8	-	2	٧
-V <sub>GS</sub>	gate-source voltage	$-I_D = 50 \text{ mA}; -V_{DS} = 5 \text{ V}$	0.8		2.8	٧
R <sub>DS(on)</sub>	drain-source on-resistance	$-I_D = 180 \text{ mA}; -V_{GS} = 10 \text{ V}$	-	10	20	Ω
		$-I_D = 100 \text{ mA}; -V_{GS} = 5 \text{ V}$	]-	-	18	Ω
		$-I_D = 25 \text{ mA}; -V_{GS} = 2.8 \text{ V}$	T-	-	20	Ω
IY <sub>fs</sub> I	transfer admittance	$-I_D = 180 \text{ mA}; -V_{DS} = 25 \text{ V}$	100	200	-	mS
C <sub>iss</sub>	input capacitance	$-V_{DS} = 25 \text{ V}; V_{GS} = 0; f = 1 \text{ MHz}$	-	65	90	pF
C <sub>oss</sub>	output capacitance	$-V_{DS} = 25 \text{ V}; V_{GS} = 0; f = 1 \text{ MHz}$	-	20	30	pF
C <sub>rss</sub>	feedback capacitance	$-V_{DS} = 25 \text{ V}; V_{GS} = 0; f = 1 \text{ MHz}$	-	6	15	pF
Switching ti	mes (see Figs 3 and 4)					
t <sub>on</sub>	turn-on time	$-I_D = 250 \text{ mA}; -V_{DD} = 50 \text{ V};$ -V <sub>GS</sub> = 0 to 10 V	-	5	10	ns
t <sub>off</sub>	turn-off time	$-I_D = 250 \text{ mA}; -V_{DD} = 50 \text{ V};$ $-V_{GS} = 0 \text{ to } 10 \text{ V}$	-	20	30	ns





BSP92



**BSP100** 

#### **FEATURES**

- · High speed switching
- · No secondary breakdown
- Very low on-resistance.

#### **APPLICATIONS**


 Low-loss motor and actuator drivers, power switching, etc.

#### **DESCRIPTION**

N-channel enhancement mode vertical D-MOS transistor in a plastic SOT223 SMD package.

#### **PINNING - SOT223**

PIN	SYMBOL	DESCRIPTION
1	g	gate
2	d	drain
3	s	source
4	d	drain



CAUTION
The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		-	30	V
V <sub>SD</sub>	source-drain diode forward voltage	I <sub>S</sub> = 1.25 A	_	1.2	V
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	-	±20	V
V <sub>GSth</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$	1	2.8	V
I <sub>D</sub>	drain current (DC)		T-	3.5	Α
R <sub>DSon</sub>	drain-source on-state resistance	$I_D = 2.2 \text{ A}; V_{GS} = 10 \text{ V}$	-	0.1	Ω
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	-	1.65	W

**BSP100** 


#### **LIMITING VALUES**


In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		-	30	V
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	_	±20	V
I <sub>D</sub>	drain current (DC)	T <sub>s</sub> ≤ 100°C	_	3.5	Α
I <sub>DM</sub>	peak drain current	note 1	_	14	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>s</sub> = 100 °C	-	5	W
		up to T <sub>amb</sub> = 25 °C; note 2	_	1.65	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		-	150	°C
Source-dr	ain diode				
Is	source current (DC)	T <sub>s</sub> ≤ 100°C	T-	2	Α
I <sub>SM</sub>	peak pulsed source current	note 1	_	7	Α

#### Notes

- 1. Pulse width and duty cycle limited by maximum junction temperature.
- 2. Device mounted on an epoxy printed-circuit board,  $40 \times 40 \times 1.5$  mm; mounting pad for drain lead minimum 6 cm<sup>2</sup>.





**BSP100** 

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient	note 1	75	K/W
R <sub>th j-s</sub>	thermal resistance from junction to soldering point		10	K/W

#### Note


1. Device mounted on an epoxy printed-circuit board,  $40 \times 40 \times 1.5$  mm; mounting pad for drain lead minimum 6 cm<sup>2</sup>.


#### **CHARACTERISTICS**


 $T_j = 25$  °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0$ ; $I_D = 10 \mu A$	30	-	_	V
$V_{GSth}$	gate-source threshold voltage	$V_{GS} = V_{DS}$ ; $I_D = 1 \text{ mA}$	1	_	2.8	V
I <sub>DSS</sub>	drain-source leakage current	V <sub>GS</sub> = 0; V <sub>DS</sub> = 24 V	-	-	100	nA
I <sub>GSS</sub>	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0$	T-	_	±100	nA
I <sub>Don</sub>	on-state drain current	V <sub>GS</sub> = 10 V; V <sub>DS</sub> = 1 V	3.5	-	_	Α
		V <sub>GS</sub> = 4.5 V; V <sub>DS</sub> = 5 V	2	_	-	Α
R <sub>DSon</sub>	drain-source on-state resistance	V <sub>GS</sub> = 4.5 V; I <sub>D</sub> = 1 A	-	0.11	0.2	Ω
		V <sub>GS</sub> = 10 V; I <sub>D</sub> = 2.2 A	_	0.08	0.1	Ω
y <sub>fs</sub>	forward transfer admittance	V <sub>DS</sub> = 20 V; I <sub>D</sub> = 2.2 A	2	4.5	_	S
C <sub>iss</sub>	input capacitance	V <sub>GS</sub> = 0; V <sub>DS</sub> = 20 V; f = 1 MHz	T-	250	_	pF
Coss	output capacitance	V <sub>GS</sub> = 0; V <sub>DS</sub> = 20 V; f = 1 MHz	<b>-</b>	140	_	pF
C <sub>rss</sub>	reverse transfer capacitance	V <sub>GS</sub> = 0; V <sub>DS</sub> = 20 V; f = 1 MHz	-	50	-	pF
Qg	total gate charge	$V_{GS} = 10 \text{ V}; V_{DS} = 15 \text{ V}; I_D = 2.3 \text{ A}$	-	10	30	nC
Q <sub>gs</sub>	gate-source charge	$V_{GS} = 10 \text{ V}; V_{DS} = 15 \text{ V}; I_D = 2.3 \text{ A}$	T-	1	-	nC
Q <sub>gd</sub>	gate-drain charge	$V_{GS} = 10 \text{ V}; V_{DS} = 15 \text{ V}; I_D = 2.3 \text{ A}$	-	2.5	-	nC
t <sub>on</sub>	turn-on time	$V_{GS} = 0 \text{ to } 10 \text{ V}; V_{DD} = 20 \text{ V};$ $I_D = 1 \text{ A}; R_L = 20 \Omega$	-	15	40	ns
t <sub>off</sub>	turn-off time	$V_{GS} = 10 \text{ to } 0 \text{ V}; V_{DD} = 20 \text{ V};$ $I_D = 1 \text{ A}; R_L = 20 \Omega$	-	25	75	ns
Source-dra	ain diode					
V <sub>SD</sub>	source-drain diode forward voltage	V <sub>GS</sub> = 0; I <sub>S</sub> = 1.25 A	-	-	1.2	V
t <sub>rr</sub>	reverse recovery time	I <sub>S</sub> = 1.25 A; di/dt = 100 A/μs	-	35	100	ns

**BSP100** 










**BSP100** 




 $V_{GD} = 0$ .

(1)  $T_j = 150 \,^{\circ}\text{C}$ .

(2)  $T_j = 25$  °C.

(3)  $T_j = -55 \,^{\circ}\text{C}$ .


Fig.8 Source current as a function of source-drain diode forward voltage.



 $k = \frac{V_{GSth} \text{ at } T_j}{V_{GSth} \text{ at } 25^{\circ}C}$ 

Typical V<sub>GSth</sub> at I<sub>D</sub> = 1 mA; V<sub>DS</sub> = V<sub>GS</sub> = V<sub>th</sub>.

Fig.9 Temperature coefficient of gate-source threshold voltage.




Typical R<sub>DSon</sub> at:

(1)  $I_D = 2.2 A$ ;  $V_{GS} = 10 V$ .

(2)  $I_D = 1 A$ ;  $V_{GS} = 4.5 V$ .

Fig.10 Temperature coefficient of drain-source on-resistance.

BSP100



419

November 1994

#### **Philips Semiconductors**

Data sheet		
status	Product specification	
date of issue April 1995		

# **BSP106**N-channel enhancement mode vertical D-MOS transistor

#### **FEATURES**

- Very low R<sub>DS(on)</sub>
- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### **DESCRIPTION**

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use in relay, high-speed and line transformer drivers.


#### **PINNING - SOT223**

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage	-	60	٧
I <sub>D</sub>	drain current	DC value	425	mA
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 200 mA V <sub>GS</sub> = 10 V	4	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	3	V

#### **PIN CONFIGURATION**



Philips Semiconductors Product specification

### N-channel enhancement mode vertical D-MOS transistor

**BSP106** 

#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	60	V
$V_{DG}$	drain-gate voltage		_	60	٧
±V <sub>GSO</sub>	gate-source voltage		_	20	٧
I <sub>D</sub>	drain current	DC value	-	425	mA
I <sub>DM</sub>	drain current	peak value	_	850	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	1.5	W
T <sub>stg</sub>	storage temperature range		-55	150	°C
Tj	junction temperature		_	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th i-a</sub>	from junction to ambient	83.3	K/W
	(note 1)		

#### Note

1. Device mounted on an epoxy printed-circuit board 40 x 40 x 1.5 mm; mounting pad for the drain lead minimum 6 cm<sup>2</sup>.

Philips Semiconductors Product specification

### N-channel enhancement mode vertical D-MOS transistor


**BSP106** 


#### **CHARACTERISTICS**


 $T_i = 25$  °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	I <sub>D</sub> = 10 μA V <sub>GS</sub> = 0	60	90	-	V
I <sub>DSS</sub>	drain-source leakage current	V <sub>DS</sub> = 48 V V <sub>GS</sub> = 0	-	-	1	μА
		V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0	-	-	0.5	μА
±I <sub>GSS</sub>	gate-source leakage current	$V_{DS} = 0$ $\pm V_{GS} = 15 \text{ V}$	-	-	10	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	0.8	-	3	V
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 200 mA V <sub>GS</sub> = 10 V	_	2.5	4	Ω
$ Y_{ts} $	transfer admittance	I <sub>D</sub> = 200 mA V <sub>DS</sub> = 10 V	100	200	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 10 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	-	25	40	pF
C <sub>oss</sub>	output capacitance	$V_{DS} = 10 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	-	22	30	pF
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 10 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	_	6	10	pF
Switching tir	mes (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$I_D = 200 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	_	2	5	ns
t <sub>off</sub>	turn-off time	$I_D = 200 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 \text{ to } 10$	-	10	15	ns

**BSP106** 









**BSP106** 




Fig.6 Typical transfer characteristic;  $V_{DS}$  = 10 V;  $T_i$  = 25 °C.




Fig.7 Typical on-resistance as a function of drain current;  $T_j = 25$  °C.




Fig.8 Typical capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ; f = 1 MHz;  $T_j = 25$  °C.




Fig.9 Temperature coefficient of drain-source on-resistance;  $k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at 25 } ^{\circ}C}$ ; typical  $R_{DS(on)}$  at 200 mA/10 V.

**BSP106** 




Fig.10 Temperature coefficient of gate-source threshold voltage;  $k = \frac{V_{GS(th)}}{V_{GS(th)}} \frac{at}{25} \frac{T_j}{C}$ ; typical  $V_{GS(th)}$  at 1 mA.

### **BSP107**

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc due to low threshold voltage
- High-speed switching
- · No secondary breakdown.

#### DESCRIPTION


N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope. Intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer driver switching.

#### **PINNING - SOT223**

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)	200	V
V <sub>GSth</sub>	gate-source threshold voltage	2.4	V
I <sub>D</sub>	drain current (DC)	200	mA
R <sub>DSon</sub>	drain-source on-state resistance	28	Ω



Philips Semiconductors Product specification

### N-channel enhancement mode vertical D-MOS transistor

**BSP107** 

#### **LIMITING VALUES**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	200	V
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	V
l <sub>D</sub>	drain current	DC	-	200	mA
I <sub>DM</sub>	drain current	peak	-	350	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	-	1.5	W
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>i</sub>	operating junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient (note 1)	83.3	K/W

#### **Notes**

1. Device mounted on an epoxy printed circuit board, 40 mm x 40 mm x 1.5 mm. Mounting pad for the drain lead minimum 6 cm<sup>2</sup>.

Philips Semiconductors Product specification

# N-channel enhancement mode vertical D-MOS transistor


**BSP107** 


#### **CHARACTERISTICS**


 $T_j = 25$  °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	V <sub>GS</sub> = 0 I <sub>D</sub> = 10 μA	200	-	-	V
IDSS	drain-source leakage current	V <sub>DS</sub> = 130 V V <sub>GS</sub> = 0	-	_	30	nA
IDSX	drain-source leakage current	V <sub>DS</sub> = 70 V V <sub>GS</sub> = 0.2 V	-	-	1	μА
±IGSS	gate-source leakage current	±V <sub>GS</sub> = 15 V V <sub>DS</sub> = 0	-	-	10	nA
V <sub>GS(th)</sub>	gate threshold voltage	$I_D = 1 \text{ mA}$ $V_{DS} = V_{GS}$	0.8	_	2.4	V
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 20 mA V <sub>GS</sub> = 2.6 V	-	20	28	Ω
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 150 mA V <sub>GS</sub> = 10 V	_	14	-	Ω
Y <sub>fs</sub>	transfer admittance	I <sub>D</sub> = 250 mA V <sub>DS</sub> = 15 V	90	180	-	mS
C <sub>iss</sub>	input capacitance	V <sub>DS</sub> = 10 V V <sub>GS</sub> = 0 f = 1 MHz	_	50	65	pF
C <sub>oss</sub>	output capacitance	V <sub>DS</sub> = 10 V V <sub>GS</sub> = 0 f = 1 MHz	_	16	25	pF
C <sub>rss</sub>	feedback capacitance	V <sub>DS</sub> = 10 V V <sub>GS</sub> = 0 f = 1 MHz	-	4	10	pF
Switching ti	mes (see Figs 2 and 3)			L	4	A
t <sub>on</sub>	switching-on time	I <sub>D</sub> = 250 mA V <sub>DD</sub> = 50 V V <sub>GS</sub> = 0 - 10 V	_	2	10	ns
t <sub>off</sub>	switching-off time	$I_D = 250 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 - 10 \text{ V}$	-	5	20	ns

**BSP107** 









**BSP107** 




Fig.6 Typical on-resistance as a function of drain current;  $T_j = 25^{\circ}$  C.





Fig.7 Typical capacitances as a function of drain-source voltage;  $V_{GS}$  = 0; f = 1 MHz;  $T_j$  = 25° C



$$\label{eq:Fig.8} \begin{split} &\text{Fig.8 Temperature coefficient of drain-source} \\ &\text{on-resistance}; \ \ k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25^{\circ} \text{ C}}; \\ &\text{typical } R_{DS(on)} \text{ at } 150 \text{ mA/10 V}; \end{split}$$

(1)  $I_D = 150 \text{ mA}$ ;  $V_{GS} = 10 \text{ V}$ ;

(2)  $I_D = 20 \text{ mA}$ ;  $V_{GS} = 2.6 \text{ V}$ ;





Fig.9 Temperature coefficient of gate-source threshold voltage;

 $k = \frac{V_{GS(th)} \, at \, T_j}{V_{GS(th)} \, at \, 25^{\circ} \, C}; \ \, typical \, V_{Gs(th)} \, at \, 1 \, \, mA. \label{eq:kappa}$ 

**BSP107** 



# N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use in relay, high-speed and line-transformer drivers.

#### **Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

# **QUICK REFERENCE DATA**

Drain-source voltage	$v_{DS}$	max.	80 V
Gate-source voltage (open drain)	± V <sub>GSO</sub>	max.	20 V
Drain current (DC)	ID	max.	500 mA
Total power dissipation up to T <sub>amb</sub> = 25 °C	$P_{tot}$	max.	1.5 W
Drain-source ON-resistance I <sub>D</sub> = 500 mA; V <sub>GS</sub> = 10 V	R <sub>DS on</sub>	typ. max.	2.0 Ω 3.0 Ω
Transfer admittance $I_D = 500 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$	y <sub>fs</sub>	min. typ.	150 mS 300 mS

#### **MECHANICAL DATA**

Fig.1 SOT223.

# Dimensions in mm

Marking code

BSP108

### **Pinning**


1 = gate


2 = drain

3 = source

4 = drain







# **RATINGS**

Limiting values in accordance with the Absolute Maximum S	System (IEC 134)			
Drain-source voltage	V <sub>DS</sub>	max.	80	V
Gate-source voltage (open drain)	± V <sub>GSO</sub>	max.	20	V
Drain current (DC)	I <sub>D</sub>	max.	500	mΑ
Drain current (peak)	<sup>I</sup> DM	max.	1.0	Α
Total power dissipation up to $T_{amb} = 25$ °C (note 1)	$P_{tot}$	max.	1.5	W
Storage temperature range	$T_{stg}$	-65 to	+ 150	oC
Junction temperature	$\tau_{j}$	max.	150	oC
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	83.3	K/W
CHARACTERISTICS				
T <sub>j</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage				
$I_D = 10 \mu\text{A}; V_{GS} = 0$	V(BR)DSS	min.	80	V
Gate threshold voltage	Maarin	min.	1.5	V
$I_D = 1 \text{ mA}; V_{GS} = V_{DS}$	V <sub>GS(th)</sub>	max.	3.5	V
Gate-source leakage current				
$\pm V_{GS} = 20 V; V_{DS} = 0$	<sup>I</sup> GSS	max.	100	nΑ
Drain-source leakage current	lago	max.	1.0	μΑ
V <sub>DS</sub> = 60 V; V <sub>GS</sub> = 0 Drain-source ON-resistance	DSS	max.		·
$I_D = 500 \text{ mA}$ ; $V_{GS} = 10 \text{ V}$	R <sub>DS on</sub>	typ.	2.0	_
	D0 011	max.	3.0	32
Transfer admittance $I_D = 500 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$	y <sub>fs</sub>	min.	150	
	17151	typ.	300	mS
Input capacitance at f = 1 MHz; V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	C.	typ.	45	pF
VDS - 10 V, VGS - 0	C <sub>iss</sub>	max.	60	pF
Output capacitance at f = 1 MHz;	0	typ.	30	pF
$V_{DS} = 10 \text{ V}; V_{GS} = 0$	Coss	max.	45	рF
Feedback capacitance at f = 1 MHz;	_	typ.	8	pF
$V_{DS} = 10 \text{ V}; V_{GS} = 0$	C <sub>rss</sub>	max.	_	pF
Switching times (see Figs 2 and 3)				
$I_D = 500 \text{ mA}; V_{DD} = 50 \text{ V}$		typ.	4	ns
$V_{GS} = 0$ to 10 V	t <sub>on</sub>	max.	8	ns
	<sup>t</sup> off	typ.		ns
	3011	max.	15	ns

# Note

<sup>1.</sup> Device mounted on an epoxy printed-circuit board 40 mm  $\times$  40 mm  $\times$  1.5 mm; mounting pad for the collector lead min. 6 cm<sup>2</sup>.




Fig.2 Switching times test circuit.




Fig.4  $T_i = 25$  °C; typical values.




Fig.6  $T_i = 25$  °C; typical values.




Fig.3 Input and output waveforms.




Fig.5  $T_j = 25$  °C; typical values at  $V_{DS} = 10$  V.




Fig.7 Power derating curve.




Fig.8 k = 
$$\frac{R_{DS \text{ on at } T_j}}{R_{DS \text{ on at } 25 \text{ °C}}}$$
; typ. values at 500 mA/10 V.




Fig.9 k = 
$$\frac{V_{GS(th)} \text{ at T}_{j}}{V_{GS(th)} \text{ at 25 °C}}$$
;  $V_{GS(th)} \text{ at 1 mA}$ ; typical values.




Fig.10  $T_j = 25$  °C;  $V_{GS} = 0$ ; f = 1 MHz; typical values.

# N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and designed for use in telephone ringer circuits and for application with relay, high-speed and line transformer drivers.

### **Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

#### QUICK REFERENCE DATA

Drain-source voltage	V <sub>DS</sub>	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \le 2$ ms)	V <sub>DS(SM)</sub>	max.	100 V
Gate-source voltage (open drain)	±VGSO	max.	20 V
Drain current (DC)	۱ <sub>D</sub>	max.	325 mA
Total power dissipation up to T <sub>amb</sub> = 25 °C	P <sub>tot</sub>	max.	1.5 W
Drain-source ON-resistance I <sub>D</sub> = 200 mA; V <sub>GS</sub> = 10 V	R <sub>DSon</sub>	typ. max.	4.5 Ω 7 Ω
Transfer admittance $I_D = 200 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$	Y <sub>fs</sub>	min. typ.	75 mS 150 mS

#### **MECHANICAL DATA**

Fig.1 SOT223.

#### **Pinning**


1 = gate

2 = drain


3 = source

4 = drain





#### Dimensions in mm



# Marking code BSP110

# **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Limiting values in accordance with the Absolute Maximum System	11 (ILC 134)			
Drain-source voltage	$v_{DS}$	max.	80	٧
Drain-source voltage (non-repetitive peak; $t_p \le 2$ ms)	V <sub>DS(SM)</sub>	max.	100	٧
Gate-source voltage (open drain)	±V <sub>GSO</sub>	max.	20	V
Drain current (DC)	I <sub>D</sub>	max.	325	mΑ
Drain current (peak)	I <sub>DM</sub>	max.	650	mΑ
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1)	P <sub>tot</sub>	max.	1.5	W
Storage temperature range	T <sub>stg</sub>	65 to +	- 150	оС
Junction temperature	Tj	max.	150	оС
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	83.3	K/W
CHARACTERISTICS				
T <sub>j</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage	.,		00	.,
$I_D = 10 \mu\text{A}; V_{GS} = 0$	V <sub>(BR)DSS</sub>	min.	80	V
Drain-source leakage current V <sub>DS</sub> = 60 V; V <sub>GS</sub> = 0	IDSS	max.	1.0	μΑ
Gate-source leakage current V <sub>GS</sub> = 20 V; V <sub>DS</sub> = 0	IGSS	max.	100	nA
Gate threshold voltage  ID = 1 mA; VDS = VGS	IGS(th)	min.	0.8	
		max.	2.8	V
Drain-source ON-resistance (see Fig.4) $I_D = 150 \text{ mA}$ ; $V_{GS} = 5 \text{ V}$	R <sub>DSon</sub>	typ. max.	7 10	$\Omega$
I <sub>D</sub> = 200 mA; V <sub>GS</sub> = 10 V	R <sub>DSon</sub>	typ. max.	4.5 7	$\Omega$
Transfer admittance ID = 200 mA; VDS = 5 V	Y <sub>fs</sub>	min.		mS
	. 13	typ.	150	m5
Input capacitance at f = 1 MHz; V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	C <sub>iss</sub>	typ. max.		pF pF
Output capacitance at $f = 1 \text{ MHz}$ ; $V_{DS} = 10 \text{ V}$ ; $V_{GS} = 0$	C <sub>oss</sub>	typ.		pF pF
				•

### Note

1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>

10 ns

Feedback capacitance at f = 1 MHz;  $V_{DS} = 10 \text{ V; } V_{GS} = 0$ 

Switching times (see Figs 2 and 3)  $I_D$  = 200 mA;  $V_{DD}$  = 50 V;  $V_{GS}$  = 0 to 10 V

C <sub>rss</sub>	typ. max.	3 pF 6 pF
<sup>t</sup> on	typ.	2 ns
011	max.	5 ns
t- ee	typ.	5 ns
<sup>t</sup> off	may	10 nc

max.




Fig.2 Switching time test circuit.




Fig.4  $T_i = 25$  °C; typical values.




Fig.3 Input and output waveforms.




Fig.5  $T_i = 25$  °C; typical values.




Fig.6  $T_j = 25$  °C; typical values.





Fig.8 k =  $\frac{R DSon \text{ at } T_j}{R DSon \text{ at } 25 \text{ }^{\circ}\text{C}}$ ; typical values at 150 mA/5 V.






Fig.7 Power derating curve.




Fig.9 k = 
$$\frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \text{ °C}}$$

V<sub>GS(th)</sub> at 1 mA; typical values.

Fig.10  $T_j$  = 25 °C;  $V_{GS}$  = 0; f = 1 MHz; typical values.

# N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and designed for use as a line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

#### **Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

#### **QUICK REFERENCE DATA**

Drain-source voltage	V <sub>DS</sub>	max.	200 V
Drain-current (DC)	1 <sub>D</sub>	max.	250 mA
Drain-source ON-resistance $I_D = 250 \text{ mA}$ ; $V_{GS} = 10 \text{ V}$	R <sub>DS(on)</sub>	typ. max.	7 Ω 12 Ω
Gate threshold voltage	V <sub>GS(th)</sub>	max.	2.8 V

# **MECHANICAL DATA**

Dimensions in mm

Marking code

BSP120


Fig.1 SOT223.


### **Pinning**

1 = gate 2 = drain

3 = source

4 = drain





# **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	V <sub>DS</sub>	max.	200	٧
Gate-source voltage (open drain)	${}^{\pm}V_{GSO}$	max.	20	V
Drain current (DC)	۱ <sub>D</sub>	max.	250	mA
Drain current (peak)	IDM	max.	800	mΑ
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1)	$P_{tot}$	max.	1.5	W
Storage temperature range	T <sub>stg</sub>	_	65 to + 150	оС
Junction temperature	Τj	max.	150	оС
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	83.3	K/W
CHARACTERISTICS				
$T_j = 25$ °C unless otherwise specified				
Drain-source breakdown voltage	.,		200	.,
$I_D = 10 \mu\text{A}; V_{GS} = 0$	V(BR)DSS	min.	200	V
Drain-source leakage current V <sub>DS</sub> = 160 V; V <sub>GS</sub> = <b>0</b>	IDSS	max.	1.0	μΑ
Gate-source leakage current $V_{GS} = 20 \text{ V}; V_{DS} = 0$	IGSS	max.	100	nA
Drain-source ON-resistance (see Fig.4)  ID = 250 mA; VGS = 10 V	R <sub>DSon</sub>	typ.		Ω
	D3011	max.	12	Ω
Gate threshold voltage $I_D = 1 \text{ mA}$ ; $V_{GS} = V_{DS}$	V <sub>GS(th)</sub>	min. max.	0.8 2.8	
Transfer admittance I <sub>D</sub> = 250 mA; V <sub>DS</sub> = 15 V	Y <sub>fs</sub>	min. typ.		mS mS
Input capacitance at f = 1 MHz; V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	C <sub>iss</sub>	typ.		pF pF
Output capacitance at f = 1 MHz; VDS = 10 V; VGS = 0	C <sub>oss</sub>	typ. max.		pF pF
Feedback capacitance at $f = 1 \text{ MHz}$ ; $V_{DS} = 10 \text{ V}$ ; $V_{GS} = 0$	C <sub>rss</sub>	typ. max.		pF pF

# Note

<sup>1.</sup> Device mounted on an epoxy printed-circuit board 40 mm  $\times$  40 mm  $\times$  1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>.

Switching times (see Figs 2 and 3)  $I_D = 250 \text{ mA; } V_{DD} = 50 \text{ V; } \\ V_{GS} = 0 \text{ to } 10 \text{ V}$ 

ton	typ. max.		ns ns
	typ.	15	ns
<sup>t</sup> off	max.	20	ns




Fig.2 Switching time test circuit.




Fig.4  $T_i = 25$  °C; typical values.




Fig.3 Input and output waveforms.




Fig.5  $T_i$  = 25 °C;  $V_{DS}$  = 10 V; typical values.




Fig.6  $T_i = 25$  °C; typical values.





Fig.8  $k = \frac{R_{DSon} \text{ at T}_{j}}{R_{DSon} \text{ at } 25 \text{ °C}}$ ; at 250 mA/10 V; typical values.






Fig.7 Power derating curve.




Fig.9  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \text{ }^{\circ}\text{C}}$ ;  $V_{GS(th)}$  at 1 mA; typical values.

Fig.10  $T_j = 25$  °C;  $V_{GS} = 0$ ; f = 1 MHz; typical values.

# N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and designed for use as a line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

#### **Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

# **QUICK REFERENCE DATA**

Drain source voltage	VDS	max.	200 V	
Gate-source voltage (open drain)	± VGSO	max.	20 V	
Drain current (DC)	ID	max.	350 mA	
Total power dissipation up to T <sub>amb</sub> = 25 <sup>o</sup> C	P <sub>tot</sub>	max.	1.5 W	
Drain-source on-resistance I <sub>D</sub> = 400 mA; V <sub>GS</sub> = 10 V	R <sub>DS(on)</sub>	typ. max.	4.5 Ω 6.0 Ω	
Transfer admittance $I_D = 400 \text{ mA}$ ; $V_{DS} = 25 \text{ V}$	Y <sub>fs</sub>	min. typ.	200 mS 350 mS	

#### **MECHANICAL DATA**


Fig.1 SOT223.


### Pinning:

1 = gate

2 = drain

3 = source4 = drain





Dimensions in mm

### Marking code

BSP121

RATINGS			
Limiting values in	accordance	with the	Absolute

Limiting values in accordance with the Absolute Maximum System	n (IEC 134)			
Drain-source voltage	$v_{DS}$	max.	200	V
Gate-source voltage (open drain)	± V <sub>GSO</sub>	max.	20	V
Drain current (DC)	ID	max.	350	mΑ
Drain current (peak)	IDM	max.	1.2	Α
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1)	P <sub>tot</sub>	max.	1.5	w
Storage temperature range	T <sub>stg</sub>	-65 to	+ 150	oC
Junction temperature	Tj	max.	150	oC
THERMAL RESISTANCE				
From junction to ambient (note 1)	$R_{thj-a}$	=	83.3	K/W
CHARACTERISTICS				
T <sub>j</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage $I_D = 10 \mu A$ ; $V_{GS} = 0$	V <sub>(BR)DSS</sub>	min.	200	V
Drain-source leakage current  VDS = 160 V; VGS = 0  VDS = 60 V; VGS = 0	IDSS IDSS	max. max.	1.0 200	μA nA
Gate-source leakage current ± VGS = 20 V; VDS = 0	±IGSS	max.	100	nΑ
Gate threshold voltage ID = 1 mA; VDS = VGS	VGS(th)	min. max.	0.8 2.8	
Drain-source on-resistance ID = 400 mA; VGS = 10 V	R <sub>DS</sub> (on)	typ. max.	4.5 6.0	
Transfer admittance $I_D = 400 \text{ mA}$ ; $V_{DS} = 25 \text{ V}$	Y <sub>fs</sub>	min. typ.	200 350	
Input capacitance at f = 1 MHz VDS = 25 V; VGS = 0	C <sub>iss</sub>	typ. max.		pF pF
Output capacitance at f = 1 MHz V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0	Coss	typ. max.		pF pF
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 25 \text{ V}$ ; $V_{GS} = 0$	C <sub>rss</sub>	typ. max.		pF pF

#### Note

1. Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead min.  $6 \text{ cm}^2$ .

Switching times (see Figs 2 and 3)  $I_D = 250 \text{ mA}$ ;  $V_{DD} = 50 \text{ V}$ ;  $V_{GS} = 0 \text{ to } 10 \text{ V}$ 

t <sub>on</sub>	typ. max.	5 ns 10 ns
toff	typ.	15 ns
-011	max.	20 ns




Fig.2 Switching time test circuit




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.




Fig.5 Output characteristic;  $T_i = 25$  °C; typical value.




Fig.6 Transfer characteristic;  $V_{DS} = 10 \text{ V}; T_j = 25 ^{\circ}\text{C}; \text{ typical values}.$ 




Fig.8  $T_j = 25$  °C; typical values.




Fig.7 Capacitance as a function of drain-source voltage;  $V_{GS} = 0$ ; f = 1 MHz;  $T_j = 25 \, ^{\circ}\text{C}$ ; typical values.




Fig.9 k =  $\frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \text{ °C}}$ ;  $V_{GS(th)}$  at 1 mA; typical values.




Fig.10 k =  $\frac{RDS(on) \text{ at T}_j}{RDS(on) \text{ at 25 °C}}$ ; at 400 mA/10V; typical values.

**BSP122** 

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### **DESCRIPTION**


N-channel enhancement mode vertical D-MOS transistor in a SOT223 envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

#### **PINNING**

PIN	DESCRIPTION	
1	gate	
2	drain	
3.	source	
4	drain	

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage	200	V
I <sub>D</sub>	DC drain current	550	mA
R <sub>DS(on)</sub>	drain-source on-resistance	2.5	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage	2	V



#### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	200	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	٧
I <sub>D</sub>	DC drain current		-	550	mA
I <sub>DM</sub>	peak drain current		-	3	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	1.5	W
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>j</sub>	junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient (note 1)	83.3 K/W

#### Note


1. Device mounted on an epoxy printed circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 cm<sup>2</sup>.


**BSP122** 

#### **CHARACTERISTICS**

T<sub>i</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A; V_{GS} = 0$	200	1-	1-	٧
I <sub>DSS</sub>	drain-source leakage current	$V_{DS} = 160 \text{ V}; V_{GS} = 0$	-	1-	1	μА
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}; V_{DS} = 0$	_	<u> </u>	100	nA
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{GS} = V_{DS}$	0.4	T-	2	V
R <sub>DS(on)</sub>	drain-source on-resistance	$I_D = 750 \text{ mA}; V_{GS} = 10 \text{ V}$	<b>—</b>	1.6	2.5	Ω
		$I_D = 20 \text{ mA}; V_{GS} = 2.4 \text{ V}$		2.5	T-	Ω
IY <sub>fs</sub> l	transfer admittance	$I_D = 750 \text{ mA}; V_{DS} = 25 \text{ V}$	400	800	-	mS
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0;$ f = 1 MHz	-	165	-	pF
Coss	output capacitance	V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0; f = 1 MHz	-	40	-	pF
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0;$ f = 1 MHz	-	9	-	pF
Switching time	Switching times (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$I_D = 750 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	1-	-	35	ns
t <sub>off</sub>	turn-off time	$I_D = 750 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	-	50	ns





# **BSP124**

#### **FEATURES**

- · High-speed switching
- No secondary breakdown.

### **DESCRIPTION**


N-channel depletion mode vertical D-MOS transistor in a SOT223 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

### **PINNING - SOT223**

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	250	٧
I <sub>D</sub>	DC drain current		_	250	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	_	1.5	W
±V <sub>GSO</sub>	gate-source voltage	open drain	_	20	٧
R <sub>DS(on)</sub>	drain-source on-resistance	$I_D = 20 \text{ mA}; V_{GS} = 0$	_	20	Ω
V <sub>GS(off)</sub>	gate-source cut-off voltage	$I_D = 100 \mu A;$ $V_{DS} = 60 V$	-1.65	-0.75	٧



**BSP124** 

### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	250	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	_	20	٧
I <sub>D</sub>	DC drain current		_	250	mA
I <sub>DM</sub>	peak drain current		-	1.2	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C; note 1	_	1.5	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>i</sub>	operating junction temperature		_	150	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient; note 1	83.3 K/W

#### Note


1. Device mounted on an epoxy printed-circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 mm².


### STATIC CHARACTERISTICS


T<sub>i</sub> = 25 °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT	
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu\text{A};  V_{GS} = -3 \text{V}$	250	_	V	
I <sub>DSX</sub>	drain-source cut-off leakage current	$V_{DS} = 200 \text{ V}; V_{GS} = -3 \text{ V}$	-	100	nA	
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V; } V_{DS} = 0$	_	100	nA	
V <sub>GS(off)</sub>	gate-source cut-off voltage	$I_D = 100 \mu A; V_{DS} = 60 V$	-1.65	-0.75	V	
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = 3 \text{ V}$	-1.4	-0.6	V	
R <sub>DS(on)</sub>	drain-source on-resistance	$I_D = 20 \text{ mA}; V_{GS} = 0$	_	20	Ω	
		$I_D = 250 \text{ mA}; V_{GS} = 5 \text{ V}$	-	12	Ω	
I <sub>DSS</sub>	drain current	$V_{DS} = 25 \text{ V}; V_{GS} = 0$	70	-	mA	
IY <sub>fs</sub> I	transfer admittance	$I_D = 250 \text{ mA}; V_{DS} = 25 \text{ V}$	200	_	mS	
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = -3 \text{ V};$ f = 1 MHz	-	90	pF	
C <sub>oss</sub>	output capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = -3 \text{ V};$ f = 1 MHz	_	30	pF	
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = -3 \text{ V};$ f = 1 MHz	_	15	pF	
Switching times (see Figs 2 and 3)						
t <sub>on</sub>	turn-on time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = -3 \text{ to } +5 \text{ V}$	-	10	ns	
t <sub>off</sub>	turn-off time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = +5 \text{ to } -3 \text{ V}$	-	30	ns	

**BSP124** 











**BSP124** 




 $T_j = 25 \,^{\circ}\text{C}$ .

Fig.6 Typical output characteristics.




 $V_{DS} = 10 \text{ V}; T_j = 25 \text{ }^{\circ}\text{C}.$ 

Fig.7 Typical transfer characteristics.



 $T_i = 25 \,^{\circ}\text{C}$ .


Fig.8 Drain-source on-resistance as a function of drain current, typical values.




 $I_D = 10$  mA;  $T_j = 25$  °C.


Fig.9 Drain-source on-resistance as a function of gate-source voltage, typical values.

**BSP124** 





**BSP124** 




$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25 \text{ °C}}.$$

Typical R<sub>DS(on)</sub>;

(1) 
$$I_D = 250 \text{ mA}; V_{GS} = 5 \text{ V}.$$

(2) 
$$I_D = 20 \text{ mA}; V_{GS} = 0.$$

Fig.12 Temperature coefficient of drain-source on-resistance.



$$k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \,^{\circ}C}.$$

Typical  $V_{GS(th)}$  at  $I_D = 1$  mA;  $V_{DS} = 3$  V.

Fig.13 Temperature coefficient of gate-source threshold voltage.



# N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and designed for use as a line interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

### **Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching.
- No secondary breakdown.

#### QUICK REFERENCE DATA

Drain-source voltage	V <sub>DS</sub>	max.	250 V
Drain current (DC)	I <sub>D</sub>	max.	350 mA
Total power dissipation up to T <sub>amb</sub> = 25 °C	$P_{tot}$	max.	1.5 W
Drain-source on-resistance $I_D = 300 \text{ mA}$ ; $V_{GS} = 10 \text{ V}$	R <sub>DS(on)</sub>	typ. max.	5.0 Ω 7.0 Ω
Gate-source threshold voltage	$V_{GS(th)}$	max.	2 V

### **MECHANICAL DATA**

Fig.1 SOT223.

## **Pinning**


1 = gate

2 = drain


3 = source

4 = drain





#### Dimensions in mm



# Marking code

BSP126

# **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$v_{DS}$	max.	250	V
Gate-source voltage (open drain)	$^{\pm V}$ GSO	max.	20	V
Drain current (DC)	ID	max.	350	mΑ
Drain current (peak)	IDM	max.	1.2	Α
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1)	P <sub>tot</sub>	max.	1.5	W
Storage temperature range	$T_{stg}$	-65 to	+ 150	οС
Junction temperature	$T_{j}$	max.	150	οС
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	83.3	K/W
CHARACTERISTICS				
T <sub>j</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage $I_D = 10 \mu A$ ; $V_{GS} = 0$	V(BR)DSS	min.	250	V
Drain-source leakage current VDS = 200 V; VGS = 0	I <sub>DSS</sub>	max.	1.0	μΑ
Gate-source leakage current $\pm V_{GS} = 20 \text{ V; } V_{DS} = 0$	±1GSS	max.	100	nΑ
Gate threshold voltage $I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$	V <sub>GS(th)</sub>	min. max.	0.8 2.0	
Drain-source on-resistance $I_D = 300 \text{ mA}$ ; $V_{GS} = 10 \text{ V}$	R <sub>DS(on)</sub>	typ. max.	5.0 7.0	
$I_D = 20 \text{ mA}; V_{GS} = 2.4 \text{ V}$	R <sub>DS(on)</sub>	max.	10	$\Omega$
Transfer admittance $I_D = 300 \text{ mA}$ ; $V_{DS} = 25 \text{ V}$	Y <sub>fs</sub>	min. typ.	200 400	
Input capacitance at f = 1 MHz; V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0	C <sub>iss</sub>	typ. max.		pF pF
Output capacitance at $f = 1 \text{ MHz}$ ; $V_{DS} = 25 \text{ V}$ ; $V_{GS} = 0$	C <sub>oss</sub>	typ. max.		pF pF
Feedback capacitance at f = 1 MHz; $V_{DS} = 25 \text{ V}$ ; $V_{GS} = 0$	C <sub>rss</sub>	typ. max.		pF pF

### Note

<sup>1.</sup> Device mounted on an epoxy printed-circuit board 40 mm  $\times$  40 mm  $\times$  1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>.

Switching times (see Figs 2 and 3)  $I_D$  = 250 mA;  $V_{DD}$  = 50 V;  $V_{GS}$  = 0 to 10 V

typ. 5 ns ton 10 ns max. 20 ns typ. toff 30 ns max.




Fig.2 Switching time test circuit.




Fig.3 Input and output waveforms.




Fig.4 Power derating curve.




Fig.5 Output characteristics; T<sub>i</sub> = 25 °C; typical values.




Fig.6 Transfer characteristic;  $V_{DS}$  = 10 V;  $T_j$  = 25  $^{o}$ C; typical value.




Fig.7 On-resistance as a function of drain current;  $T_j = 25$  °C; typical values.




Fig.8  $k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25 \text{ °C}}$ 

typical values.




Fig.9 k = 
$$\frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \text{ °C}}$$
;

V<sub>GS(th)</sub> at 1 mA; typical values.




Fig.10 Capacitances as a function of drain-source voltage;  $V_{GS}$  = 0; f = 1 MHz;  $T_j$  = 25 °C; typical values.

**BSP127** 

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

### **DESCRIPTION**


N-channel enhancement mode vertical D-MOS transistor in a SOT223 envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

#### **PINNING**

PIN	DESCRIPTION			
Code: BSP127				
1	gate			
2	drain			
3	source			
4	drain			

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER		MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		270	٧
I <sub>D</sub>	DC drain current		350	mA
R <sub>DS(on)</sub>	drain-source on-resistance		8	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage		2	٧



### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	270	V
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	٧
l <sub>D</sub>	DC drain current		] <del>-</del>	350	mA
I <sub>DM</sub>	peak drain current		<b>—</b>	1.4	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	1.5	W
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>i</sub>	junction temperature		T-	150	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient (note 1)	83.3 K/W

#### Note


1. Device mounted on an epoxy printed circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 cm².


**BSP127** 

### **CHARACTERISTICS**

T<sub>i</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A; V_{GS} = 0$	270	-	_	V
I <sub>DSS</sub>	drain-source leakage current	$V_{DS} = 220 \text{ V}; V_{GS} = 0$	_	_	1	μΑ
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}; V_{DS} = 0$	-	_	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{GS} = V_{DS}$	0.8	-	2	٧
R <sub>DS(on)</sub>	drain-source on-resistance	$I_D = 250 \text{ mA}; V_{GS} = 10 \text{ V}$	_	6.5	8	Ω
		$I_D = 20 \text{ mA}; V_{GS} = 2.4 \text{ V}$	-	9	14	Ω
IY <sub>fs</sub> I	transfer admittance	$I_D = 250 \text{ mA}; V_{DS} = 25 \text{ V}$	200	400	-	mS
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0;$ f = 1 MHz	-	55	80	pF
Coss	output capacitance	V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0; f = 1 MHz	-	20	30	pF
C <sub>rss</sub>	feedback capacitance	V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0; f = 1 MHz	_	5	10	pF
Switching ti	mes (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = 0 \text{ to } 10 \text{ V}$		5	10	ns
t <sub>off</sub>	turn-off time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	20	30	ns





**BSP128** 

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### **DESCRIPTION**


N-channel enhancement mode vertical D-MOS transistor in a SOT223 envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

#### **PINNING**

PIN	DESCRIPTION			
Code: BSP128				
1	gate			
2	drain			
3	source			
4	drain			

### QUICK REFERENCE DATA

SYMBOL	PARAMETER		UNIT
V <sub>DS</sub>	drain-source voltage	200	V
I <sub>D</sub>	DC drain current	350	mA
R <sub>DS(on)</sub>	drain-source on-resistance	8	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage	1.8	٧



## **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	200	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	٧
I <sub>D</sub>	DC drain current		-	350	mA
I <sub>DM</sub>	peak drain current		<b> </b>	1.4	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	_	1.5	W
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>i</sub>	junction temperature		_	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	R <sub>th j-a</sub> from junction to ambient (note 1)	

#### Note


1. Device mounted on an epoxy printed circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 cm<sup>2</sup>.


**BSP128** 

### **CHARACTERISTICS**

T<sub>i</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A; V_{GS} = 0$	200	_	-	V
I <sub>DSS</sub>	drain-source leakage current	V <sub>DS</sub> = 160 V; V <sub>GS</sub> = 0	-	-	1	μА
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}; V_{DS} = 0$	<b> </b> -	-	100	nA
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{GS} = V_{DS}$	0.4	-	1.8	٧
R <sub>DS(on)</sub>	drain-source on-resistance	$I_D = 100 \text{ mA}; V_{GS} = 2.8 \text{ V}$	1-	5	8	Ω
IY <sub>fs</sub> I	transfer admittance	I <sub>D</sub> = 300 mA; V <sub>DS</sub> = 25 V	200	400	-	mS
Ciss	input capacitance	V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0; f = 1 MHz	_	50	80	pF
Coss	output capacitance	V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0; f = 1 MHz	-	20	30	pF
C <sub>rss</sub>	feedback capacitance	V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0; f = 1 MHz	_	5	10	pF
Switching ti	mes (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	<u> </u>	5	10	ns
t <sub>off</sub>	turn-off time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = 0 \text{ to } 10 \text{ V}$		20	30	ns





**BSP130** 

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### **DESCRIPTION**


N-channel enhancement mode vertical D-MOS transistor in a SOT223 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

#### **PINNING - SOT223**

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	300	٧
I <sub>D</sub>	DC drain current		-	300	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	_	1.5	W
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	٧
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 250 mA; V <sub>GS</sub> = 10 V	_	8	Ω
V <sub>GS(off)</sub>	gate-source cut-off voltage	$I_D = 1 \text{ mA};$ $V_{DS} = V_{GS}$	0.8	2	٧



**BSP130** 

### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	300	V
±V <sub>GSO</sub>	gate-source voltage	open drain	_	20	V
I <sub>D</sub>	DC drain current		-	300	mA
I <sub>DM</sub>	peak drain current		-	1.4	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C; note 1	_	1.5	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>i</sub>	junction temperature		_	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient; note 1	83.3 K/W

#### Note


1. Device mounted on an epoxy printed-circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 mm<sup>2</sup>.


### STATIC CHARACTERISTICS


 $T_i = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A; V_{GS} = 0$	300	_	_	٧
±l <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}; V_{DS} = 0$	T-	<b>-</b>	100	nA
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$	8.0	-	2	٧
R <sub>DS(on)</sub>	drain-source on-resistance	$I_D = 20 \text{ mA}; V_{GS} = 2.4 \text{ V}$	-	7.9	14	Ω
		$I_D = 250 \text{ mA}; V_{GS} = 10 \text{ V}$	-	6.7	8	Ω
I <sub>DSS</sub>	drain-source leakage current	$V_{DS} = 240 \text{ V}; V_{GS} = 0$	-	_	100	nA
IY <sub>fs</sub> I	transfer admittance	$I_D = 250 \text{ mA}; V_{DS} = 25 \text{ V}$	200	380	-	mS
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0;$ f = 1 MHz	_	57	90	pF
C <sub>oss</sub>	output capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0;$ f = 1 MHz	-	15	30	pF
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0;$ f = 1 MHz	-	2.6	15	pF
Switching ti	mes (see Figs 2 and 3)	1				
t <sub>on</sub>	turn-on time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	<u> </u>	2.5	10	ns
t <sub>off</sub>	turn-off time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = 10 \text{ to 0 V}$		17	30	ns

**BSP130** 












Fig.5 Capacitance as a function of drain-source voltage, typical values.

**BSP130** 










Fig.8 Drain-source on-resistance as a function


of drain current, typical values.

April 1995




**BSP130** 





**BSP130** 




$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25 \text{ °C}}$$

Typical R<sub>DS(on)</sub>;

(1)  $I_D = 250 \text{ mA}$ ;  $V_{GS} = 10 \text{ V}$ .

(2)  $I_D = 20 \text{ mA}$ ;  $V_{GS} = 2.4 \text{ V}$ .

Fig.12 Temperature coefficient of drain-source on-resistance.



$$k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \,^{\circ}C}$$

Typical V<sub>GS(th)</sub> at 1 mA.

Fig.13 Temperature coefficient of gate-source threshold voltage.

**BSP145** 

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High speed switching
- · No secondary breakdown.

#### **APPLICATIONS**


 Intended for applications in relay, high speed and line transformer drivers.

#### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a SOT223 plastic SMD package.

#### **PINNING - SOT223**

PIN	SYMBOL	DESCRIPTION
1	g	gate
2	d	drain
3	s	source
4	d	drain



CAUTION
The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	450	V
$V_{GSO}$	gate-source voltage	open drain	-	±20	V
$V_{GSth}$	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$	3	4	٧
I <sub>D</sub>	drain current		-	250	mA
R <sub>DSon</sub>	drain-source on-state resistance	$I_D = 100 \text{ mA}; V_{GS} = 10 \text{ V}$	10	14	Ω
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C		1.5	W

**BSP145** 

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	450	V
$V_{GSO}$	gate-source voltage	open drain	-	±20	V
I <sub>D</sub>	drain current	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-	250	mA
l <sub>DM</sub>	peak drain current		_	1	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C; note 1	-	1.5	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		_	150	°C

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient	note 1	83.3	K/W

Note to the "Limiting values" and "Thermal characteristics"


1. Device mounted on an epoxy printed-circuit board,  $40 \times 40 \times 1.5$  mm; mounting pad for drain lead minimum 6 cm<sup>2</sup>.


#### **CHARACTERISTICS**


 $T_j = 25$  °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0$ ; $I_D = 10 \mu A$	450	-	-	٧
$V_{GSth}$	gate-source threshold voltage	$V_{DS} = V_{GS}$ ; $I_D = 1 \text{ mA}$	2	3	4	٧
I <sub>DSS</sub>	drain-source leakage current	V <sub>GS</sub> = 0; V <sub>DS</sub> = 350 V	<u> </u>	-	1	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{DS} = 0; V_{GS} = \pm 20 \text{ V}$	_	<b>I</b> -	±100	nA
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 100 \text{ mA}$	_	10	14	Ω
y <sub>fs</sub>	forward transfer admittance	$V_{DS} = 25 \text{ V}; I_{D} = 250 \text{ mA}$	200	_	-	mS
C <sub>iss</sub>	input capacitance	$V_{GS} = 0$ ; $V_{DS} = 25 \text{ V}$ ; $f = 1 \text{ MHz}$	-	90	120	pF
Coss	output capacitance	$V_{GS} = 0$ ; $V_{DS} = 25 \text{ V}$ ; $f = 1 \text{ MHz}$	_	25	35	pF
C <sub>rss</sub>	reverse transfer capacitance	$V_{GS} = 0$ ; $V_{DS} = 25 \text{ V}$ ; $f = 1 \text{ MHz}$	-	2	5	pF
Switching t	imes (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$V_{GS} = 0$ to 10 V; $V_{DD} = 200$ V; $I_D = 100$ mA	-	-	10	ns
t <sub>off</sub>	turn-off time	$V_{GS} = 10 \text{ to } 0 \text{ V}; V_{DD} = 200 \text{ V};$ $I_D = 100 \text{ mA}$	-	-	100	ns

**BSP145** 













**BSP145** 










**BSP145** 



T<sub>j</sub> = 25 °C.

Fig.10 Drain-source on-state resistance as a function of drain current; typical values.






Fig.11 Temperature coefficient of gate-source threshold voltage.



 $k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at 25 °C}}$ 

Fig.12 Temperature coefficient of drain-source on-state resistance.

**BSP145** 



**BSP152** 

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- No secondary breakdown.

#### **DESCRIPTION**


N-channel enhancement mode vertical D-MOS transistor in a SOT223 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

#### **PINNING - SOT223**

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	200	٧
I <sub>D</sub>	DC drain current		_	550	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	_	1.5	W
±V <sub>GSO</sub>	gate-source voltage	open drain	-	40	٧
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 750 mA; V <sub>GS</sub> = 10 V	_	2.5	Ω
V <sub>GS(off)</sub>	gate-source cut-off voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$	1.5	3.5	V



**BSP152** 

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	200	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	_	40	٧
I <sub>D</sub>	DC drain current		_	550	mA
I <sub>DM</sub>	peak drain current		_	3	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C; note 1	_	1.5	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		_	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient; note 1	83.3 K/W

#### Note


1. Device mounted on an epoxy printed-circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 mm².


### STATIC CHARACTERISTICS


T<sub>i</sub> = 25 °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10  \mu A;  V_{GS} = 0$	200	_	_	V
±l <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 40 \text{ V}; V_{DS} = 0$	-	_	100	nA
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$	1.5	-	3.5	٧
R <sub>DS(on)</sub>	drain-source on-resistance	$I_D = 750 \text{ mA}; V_{GS} = 10 \text{ V}$	-	-	2.5	Ω
I <sub>DSS</sub>	drain-source leakage current	$V_{DS} = 160 \text{ V}; V_{GS} = 0$	-	-	100	nA
Y <sub>fs</sub>	transfer admittance	$I_D = 750 \text{ mA}; V_{DS} = 25 \text{ V}$	400	_	_	mS
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0;$ f = 1 MHz	-	100	-	pF
C <sub>oss</sub>	output capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0;$ f = 1 MHz	-	42	-	pF
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = 0;$ f = 1 MHz	_	8	-	pF
Switching ti	mes (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	l <sub>D</sub> = 750 mA; V <sub>DD</sub> = 50 V; V <sub>GS</sub> = 0 to 10 V	-	-	15	ns
t <sub>off</sub>	turn-off time	$I_D = 750 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = 10 \text{ to 0 V}$	-	_	30	ns

**BSP152** 











**BSP152** 




T<sub>i</sub> = 25 °C.

Fig.6 Typical output characteristics.




 $T_i = 25$  °C.

Fig.7 Typical output characteristics.



 $V_{DS} = 10 \text{ V}; T_i = 25 \,^{\circ}\text{C}.$ 


Fig.8 Typical transfer characteristics.



 $T_i = 25$  °C.


Fig.9 Drain-source on-resistance as a function of drain current, typical values.


**BSP152** 




 $V_{DS} = 100 \text{ mV}$ ;  $T_i = 25 \,^{\circ}\text{C}$ .

Fig.10 Drain-source on-resistance as a function of gate-source voltage, typical values.






**BSP152** 



$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25 \text{ °C}}.$$

Typical  $R_{DSon}$  at  $I_D = 750$  mA;  $V_{GS} = 10$  V.

Fig.13 Temperature coefficient of drain-source on-resistance.



$$k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \text{ }^{\circ}C}.$$

Typical  $V_{GS(th)}$  at  $I_D = 1$  mA.

Fig.14 Temperature coefficient of gate-source threshold voltage.

#### **Philips Semiconductors**

Data sheet			
status	Product specification		
date of issue April 1995			

# BSP204/BSP204A P-channel enhancement mode vertical D-MOS transistor

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### **DESCRIPTION**

P-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use in relay, high-speed and line transformer drivers.

### PINNING - TO-92 variant (BSP204)

PIN	DESCRIPTION
1	gate
2	drain
3	source


### PINNING - TO-92 variant (BSP204A)

PIN	DESCRIPTION
1	source
2	gate
3	drain

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
-V <sub>DS</sub>	drain-source voltage		200	٧
-I <sub>D</sub>	drain current	DC value	250	mA
R <sub>DS(on)</sub>	drain-source on-resistance	-I <sub>D</sub> = 200 mA -V <sub>GS</sub> = 10 V	15	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage	$-I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	2.8	٧

#### **PIN CONFIGURATION**



Philips Semiconductors Product specification

### P-channel enhancement mode vertical D-MOS transistor

### BSP204/BSP204A

#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
-V <sub>DS</sub>	drain-source voltage		_	200	V
±V <sub>GSO</sub>	gate-source voltage		-	20	V
-l <sub>D</sub>	drain current	DC value	_	250	mA
-I <sub>DM</sub>	drain current	peak value	_	600	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	1	W
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>j</sub>	junction temperature		-	150	°C

#### Note

 Device mounted on an epoxy printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm<sup>2</sup>.

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient (note 1)	125	K/W

#### Note

 Device mounted on an epoxy printed-circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm².

Philips Semiconductors Product specification

# P-channel enhancement mode vertical D-MOS transistor


### BSP204/BSP204A


### **CHARACTERISTICS**


T<sub>i</sub> = 25 °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
-V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$-I_D = 10 \mu\text{A}$ $V_{GS} = 0$	200	-	-	٧
-I <sub>DSS</sub>	drain-source leakage current	-V <sub>DS</sub> = 160 V V <sub>GS</sub> = 0	-	-	1	μА
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}$ $V_{DS} = 0$	-	-	100	nA
-V <sub>GS(th)</sub>	gate-source threshold voltage	$-I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	0.8	-	2.8	٧
R <sub>DS(on)</sub>	drain-source on-resistance	$-I_D = 200 \text{ mA}$ $-V_{GS} = 10 \text{ V}$	-	10	15	Ω
IY <sub>fs</sub> I	transfer admittance	-I <sub>D</sub> = 200 mA -V <sub>DS</sub> = 25 V	100	200	-	mS
C <sub>iss</sub>	input capacitance	-V <sub>DS</sub> = 25 V -V <sub>GS</sub> = 0 f = 1 MHz	-	65	90	pF
C <sub>oss</sub>	output capacitance	-V <sub>DS</sub> = 25 V -V <sub>GS</sub> = 0 f = 1 MHz	-	20	30	pF
C <sub>rss</sub>	feedback capacitance	-V <sub>DS</sub> = 25 V -V <sub>GS</sub> = 0 f = 1 MHz	-	6	15	pF
Switching ti	mes (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$-I_D = 250 \text{ mA}$ $-V_{DD} = 50 \text{ V}$ $-V_{GS} = 0 \text{ to } 10 \text{ V}$	-	5	10	ns
t <sub>off</sub>	turn-off time	$-I_D = 250 \text{ mA}$ $-V_{DD} = 50 \text{ V}$ $-V_{GS} = 0 \text{ to } 10 \text{ V}$	-	20	30	ns

### BSP204/BSP204A









### BSP204/BSP204A




Fig.6 Typical transfer characteristic;  $-V_{DS} = 10 \text{ V}; T_i = 25 \text{ °C}.$ 




Fig.7 Typical on-resistance as a function of drain current;  $T_i = 25$  °C.




Fig.8 Typical capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ; f = 1 MHz;  $T_j = 25$  °C.




Fig.9 Temperature coefficient of drain-source on-resistance;  $k = \frac{R_{DS(on)}}{R_{DS(on)}} \frac{at \ T_j}{at \ 25 \ ^{\circ}C}$ ; typical  $R_{DS(on)}$  at -200 mA/-10 V.

### BSP204/BSP204A




Fig.10 Temperature coefficient of gate-source threshold voltage;  $k = \frac{-V_{GS(th)}}{-V_{GS(th)}} \frac{at}{25} \frac{T_j}{C}$ ; typical  $-V_{GS(th)}$  at -1 mA.

### P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use in relay, high-speed and line-transformer drivers.

#### **Features**

- Very low rDS(on)
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

#### QUICK REFERENCE DATA

Drain-source voltage	$-V_{DS}$	max.	60 V
Drain current (DC)	-I <sub>D</sub>	max.	275 mA
Drain-source ON-resistance			
$-I_D = 200 \text{ mA}; -V_{GS} = 10 \text{ V}$	<sup>r</sup> DS(on)	max.	10 Ω
Gate threshold voltage	$-V_{GS(th)}$	max.	3.5 V

#### **MECHANICAL DATA**

Fig.1 SOT223.

Dimensions in mm

Marking code BSP205


#### Pinning:


1 = gate

2 = drain

3 = source

4 = drain





### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	-V <sub>DS</sub>	max.	60	٧
Gate-source voltage (open drain)	±V <sub>GSO</sub>	max.	20	V
Drain current (DC)	-1D	max.	275	mΑ
Drain current (peak)	-I <sub>DM</sub>	max.	550	mΑ
Total power dissipation up to $T_{amb} = 25$ °C (note 1)	P <sub>tot</sub>	max.	1.5	W
Storage temperature range	$T_{stg}$	-65 to	+ 150	оС
Junction temperature	т <sub>ј</sub>	max.	150	οС
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	83.3	K/W
CHARACTERISTICS				
T <sub>j</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage $-I_D = 10 \mu A; V_{GS} = 0$ Drain-source leakage surrent	-V(BR)DSS	min.	60	٧
Drain-source leakage current -V <sub>DS</sub> = 48 V; V <sub>GS</sub> = 0	-I <sub>DSS</sub>	max.	1.0	μΑ
Gate-source leakage current $\pm V_{GS} = 20 \text{ V}; V_{DS} = 0$	±IGSS	max.	100	nΑ
Gate threshold voltage $-I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$	-V <sub>GS(th)</sub>	min. max.	1.5 3.5	
Drain-source ON-resistance $-I_D = 200 \text{ mA}; -V_{GS} = 10 \text{ V}$	<sup>r</sup> DS(on)	typ. max.	7.5 10	$\Omega$
Transfer admittance $-I_D = 200 \text{ mA}; -V_{DS} = 15 \text{ V}$	Y <sub>fs</sub>	min. typ.		mS mS
Input capacitance at f = 1 MHz; -V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	C <sub>iss</sub>	typ. max.		pF pF
Output capacitance at f = 1 MHz; $-V_{DS} = 10 V$ ; $V_{GS} = 0$	C <sub>oss</sub>	typ. max.		pF pF
Feedback capacitance at f = 1 MHz; -V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	C <sub>rss</sub>	typ. max.		pF pF
Switching times (see Figs 2 and 3) $-I_D = 200 \text{ mA;} -V_{DD} = 50 \text{ V;}$		typ.	3	ns
$-V_{GS} = 0$ to 10 V	ton	max.		ns
	toff	typ.		ns
•1		max.	ıb	ns

### Note

<sup>1.</sup> Device mounted on an epoxy printed-circuit board 40 mm  $\times$  40 mm  $\times$  1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>.




Fig.2 Switching time test circuit.




Fig.4 ON-resistance as a function of drain current;  $T_i = 25$  °C; typical values.




Fig.6 Output characteristics;  $T_i = 25$  °C; typical values.




Fig.3 Input and output waveforms.




Fig.5 Transfer characteristics;  $-V_{DS} = 10 \text{ V}; T_i = 25 ^{\circ}\text{C}; \text{ typical values}.$ 






Fig.7 Power derating curve.





$$\mbox{Fig. 8 k} = \frac{\mbox{rDS(on) at T}_{j}}{\mbox{rDS(on) at 25 °C}}; \mbox{ at } -200 \mbox{ mA/} -10 \mbox{ V}; \qquad \mbox{Fig. 9 k} = \frac{-\mbox{VGS(th) at T}_{j}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ at } -200 \mbox{ mA/} -10 \mbox{ V}; \qquad \mbox{Fig. 9 k} = \frac{-\mbox{VGS(th) at T}_{j}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ at } -200 \mbox{ mA/} -10 \mbox{ V}; \qquad \mbox{ Fig. 9 k} = \frac{-\mbox{VGS(th) at T}_{j}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ at } -200 \mbox{ mA/} -10 \mbox{ V}; \qquad \mbox{ Fig. 9 k} = \frac{-\mbox{VGS(th) at T}_{j}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at T}_{j}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at T}_{j}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at T}_{j}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at T}_{j}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at 25 °C}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at 25 °C}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at 25 °C}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at 25 °C}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at 25 °C}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at 25 °C}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at 25 °C}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at 25 °C}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at 25 °C}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at 25 °C}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at 25 °C}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at 25 °C}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at 25 °C}}{-\mbox{VGS(th) at 25 °C}}; \mbox{ All the constraints} = \frac{-\mbox{VGS(th) at$$

typical values.

Fig.9 
$$k = \frac{-VGS(th) \text{ at } T_j}{-VGS(th) \text{ at 25 } {}^{\circ}C}$$

 $-V_{GS(th)}$  at -1 mA; typical values.




Fig. 10  $T_i = 25$  °C;  $V_{GS} = 0$ ; f = 1 MHz; typical values.

# P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use in relay, high-speed and line-transformer drivers.

#### **Features**

- Very low rDS(on)
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

### QUICK REFERENCE DATA

$-v_{DS}$	max.	60 V
-I <sub>D</sub>	max.	350 mA
<sup>r</sup> DS(on)	max.	$6 \Omega$
-VGS(th)	max.	3.5 V
	-I <sub>D</sub>	rDS(on) max.

#### **MECHANICAL DATA**

Fig.1 SOT223.

Dimensions in mm

Marking code BSP206


#### Pinning:


1 = gate

2 = drain

3 = source

4 = drain





### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-v_{DS}$	max.	60	V
Gate-source voltage (open drain)	${}^{\pm }V_{GSO}$	max.	20	V
Drain current (DC)	-1 <sub>D</sub>	max.	350	
Drain current (peak)	-IDM	max.	700	mA
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1)	P <sub>tot</sub>	max.	1.5	W
Storage temperature range	T <sub>stg</sub>	-65 to		
Junction temperature	$T_{j}$	max.	150	οС
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	83.3	K/W
CHARACTERISTICS				
T <sub>j</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage $-I_D = 10 \mu A; V_{GS} = 0$	-V <sub>(BR)DSS</sub>	min.	60	V
Drain-source leakage current -V <sub>DS</sub> = 48 V; V <sub>GS</sub> = 0	-I <sub>DSS</sub>	max.	1.0	μΑ
Gate-source leakage current $\pm V_{GS} = 20 \text{ V}; V_{DS} = 0$	<sup>±I</sup> GSS	max.	100	nΑ
Gate threshold voltage $-I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$	-V <sub>GS(th)</sub>	min. max.	1.5 3.5	
Drain-source ON-resistance -I <sub>D</sub> = 200 mA; -V <sub>GS</sub> = 10 V	rDS(on)	typ. max.	4.5 6	$\Omega$
Transfer admittance $-I_D = 200 \text{ mA}; -V_{DS} = 15 \text{ V}$	Y <sub>fs</sub>	min. typ.		mS mS
Input capacitance at f = 1 MHz; -V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	C <sub>iss</sub>	typ. max.		pF pF
Output capacitance at f = 1 MHz; -V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	Coss	typ. max.		pF pF
Feedback capacitance at f = 1 MHz; -V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	C <sub>rss</sub>	typ. max.		pF pF
Switching times (see Figs 2 and 3) -I <sub>D</sub> = 200 mA; -V <sub>DD</sub> = 50 V; -V <sub>GS</sub> = 0 to 10 V	t <sub>on</sub>	typ. max.		ns ns
	toff	typ. max.	15	ns

#### Note

<sup>1.</sup> Device mounted on an epoxy printed-circuit board 40 mm x 40 mm x 1.5 mm; mounting pad for the drain lead min. 6 cm<sup>2</sup>.




Fig.2 Switching time test circuit.




Fig.4 ON-resistance as a function of drain current; T<sub>i</sub> = 25 °C; typical values.




Fig.6 Output characteristics;  $T_i = 25$  °C; typical values.




Fig.3 Input and output waveforms.




Fig.5 Transfer characteristics;  $-V_{DS} = 10 \text{ V}$ ;  $T_i = 25 ^{\circ}\text{C}$ ; typical values.





Fig.7 Power derating curve.






Fig.8 k = 
$$\frac{r_{DS(on)} \text{ at T}_{j}}{r_{DS(on)} \text{ at 25 °C}}$$
; at -200 mA/-10V;

typical values.

Fig.9 k = 
$$\frac{-V_{GS(th)} \text{ at } T_j}{-V_{GS(th)} \text{ at 25 °C}};$$

 $-V_{GS(th)}$  at -1 mA; typical values.




Fig. 10  $T_j$  = 25 °C;  $V_{GS}$  = 0; f = 1 MHz; typical values.

#### **Philips Semiconductors**

	Data sheet	
status	Product specification	
date of issue April 1995		

# **BSP220**P-channel enhancement mode vertical D-MOS transistor

#### **FEATURES**

- Low R<sub>DS(on)</sub>
- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### DESCRIPTION

P-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope and intended for use in relay, high-speed and line transformer drivers.


#### **PINNING - SOT223**

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
-V <sub>DS</sub>	drain-source voltage		200	٧
−l <sub>D</sub>	drain current	DC value	225	mA
R <sub>DS(on)</sub>	drain-source on-resistance	-I <sub>D</sub> = 200 mA -V <sub>GS</sub> = 10 V	12	Ω
-V <sub>GS(th)</sub>	gate-source threshold voltage		2.8	V

#### PIN CONFIGURATION



Philips Semiconductors Product specification

# P-channel enhancement mode vertical D-MOS transistor

**BSP220** 

#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
-V <sub>DS</sub>	drain-source voltage		-	200	V
±V <sub>GSO</sub>	gate-source voltage	open drain	_	20	V ,
$-I_D$	drain current	DC value	-	225	mA
-I <sub>DM</sub>	drain current	peak value	_	600	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)		1.5	W
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>i</sub>	junction temperature		-	150	°C

#### Note

1. Device mounted on an epoxy printed-circuit board 40 x 40 x 1.5 mm; mounting pad for the drain lead minimum 6 cm<sup>2</sup>

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient (note 1)	83.3	K/W

#### Note

1. Device mounted on an epoxy printed-circuit board 40 x 40 x 1.5 mm; mounting pad for the drain lead minimum 6 cm².


**BSP220** 


### **CHARACTERISTICS**


 $T_i = 25$  °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
-V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$-I_{D} = 10 \mu A$ $V_{GS} = 0$	200	-	-	٧
-I <sub>DSS</sub>	drain-source leakage current	$-V_{DS} = 160 \text{ V}$ $V_{GS} = 0$	-	-	1	μА
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}$ $V_{DS} = 0$	-	-	100	nA
-V <sub>GS(th)</sub>	gate-source threshold voltage	$-I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	0.8	-	2.8	٧
R <sub>DS(on)</sub>	drain-source on-resistance	-I <sub>D</sub> = 200 mA -V <sub>GS</sub> = 10 V	-	10	12	Ω
Y <sub>fs</sub>	transfer admittance	-I <sub>D</sub> = 200 mA -V <sub>DS</sub> = 25 V	100	200	-	mS
C <sub>iss</sub>	input capacitance	-V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0 f = 1 MHz	-	65	90	pF
C <sub>oss</sub>	output capacitance	-V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0 f = 1 MHz	-	20	30	pF
C <sub>rss</sub>	feedback capacitance	-V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0 f = 1 MHz	-	6	15	pF
Switching ti	mes (see Figs 2 and 3)		- <del>-</del>	<u> </u>	<b>-</b>	<u> </u>
t <sub>on</sub>	turn-on time	$-I_D = 250 \text{ mA}$ $-V_{DD} = 50 \text{ V}$ $-V_{GS} = 0 \text{ to } 10 \text{ V}$	-	5	20	ns
t <sub>off</sub>	turn-off time	$-I_D = 250 \text{ mA}$ $-V_{DD} = 50 \text{ V}$ $-V_{GS} = 0 \text{ to } 10 \text{ V}$	_	20	30	ns

**BSP220** 









### **BSP220**




Fig.6 Typical transfer characteristic;  $-V_{DS} = 10 \text{ V}; T_i = 25 \text{ °C}.$ 




Fig.7 Typical on-resistance as a function of drain current;  $T_i = 25$  °C.




Fig.8 Typical capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ; f = 1 MHz;  $T_j = 25$  °C.




Fig.9 Temperature coefficent of drain-source on-resistance;  $k = \frac{R_{DS(on)}}{R_{DS(on)}} \frac{\text{at } T_j}{\text{at } 25 \, ^{\circ}\text{C}}$ ; typical  $R_{DS(on)}$  at -200 mA/-10 V.

**BSP220** 




Fig.10 Temperature coefficient of gate-source threshold voltage;  $k = \frac{V_{GS(th)} \ at \ T_j}{V_{GS(th)} \ at \ 25 \ ^{\circ}C}$ ; typical  $-V_{GS(th)} \ at \ -1 \ mA$ .

### Philips Semiconductors

Data sheet			
status	Product specification		
date of issue April 1995			

# BSP225 P-channel enhancement mode vertical D-MOS transistor

#### **FEATURES**

- Low R<sub>DS(on)</sub>
- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### DESCRIPTION

P-channel enhancement mode vertical D-MOS transistor in a miniature SOT223 envelope, intended for use in relay, high-speed and line transformer drivers.


### **PINNING - SOT223**

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
-V <sub>DS</sub>	drain-source voltage		250	٧
-l <sub>D</sub>	drain current	DC value	225	mA
R <sub>DS(on)</sub>	drain-source on-resistance	-I <sub>D</sub> = 200 mA -V <sub>GS</sub> = 10 V	15	Ω
-V <sub>GS(th)</sub>	gate-source threshold voltage	$-I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	2.8	٧

### PIN CONFIGURATION



**BSP225** 

#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
-V <sub>DS</sub>	drain-source voltage		<b> </b> -	250	V
±V <sub>GSO</sub>	gate-source voltage	open drain	1-	20	V
-l <sub>0</sub>	drain current	DC value	T-	225	mA
-I <sub>DM</sub>	drain current	peak value	-	600	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	1.5	W
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>i</sub>	junction temperature		1-	150	°C

#### Note

1. Device mounted on an epoxy printed-circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain lead minimum 6 cm².

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient	83.3	K/W
,	(note 1)		

#### Note

1. Device mounted on an epoxy printed-circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain lead minimum 6 cm<sup>2</sup>.


**BSP225** 


### **CHARACTERISTICS**


 $T_i = 25$  °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
-V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$-I_D = 10 \mu A$ $V_{GS} = 0$	250	-	-	٧
-I <sub>DSS</sub>	drain-source leakage current	$-V_{DS} = 200 \text{ V}$ $V_{GS} = 0$	-	-	1	μА
±I <sub>GSS</sub>	gate-source leakage current	$V_{DS} = 0$ $\pm V_{GS} = 20 \text{ V}$	-	-	100	nA
-V <sub>GS(th)</sub>	gate-source threshold voltage	$-I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	8.0	-	2.8	٧
R <sub>DS(on)</sub>	drain-source on-resistance	-I <sub>D</sub> = 200 mA -V <sub>GS</sub> = 10 V	_	10	15	Ω
ly <sub>fs</sub> l	transfer admittance	-I <sub>D</sub> = 200 mA -V <sub>DS</sub> = 25 V	100	200	-	mS
C <sub>iss</sub>	input capacitance	-V <sub>DS</sub> = 25 V -V <sub>GS</sub> = 0 f = 1 MHz	_	65	90	pF
C <sub>oss</sub>	output capacitance	$-V_{DS} = 25 V$ $-V_{GS} = 0$ $f = 1 MHz$	-	20	30	pF
C <sub>rss</sub>	feedback capacitance	-V <sub>DS</sub> = 25 V -V <sub>GS</sub> = 0 f = 1 MHz	-	6	15	pF
Switching t	times (see Figs 2 and 3)		:			
t <sub>on</sub>	turn-on time	$-I_D = 250 \text{ mA}$ $-V_{DD} = 50 \text{ V}$ $-V_{GS} = 0 \text{ to } 10 \text{ V}$		5	10	ns
t <sub>off</sub>	turn-off time	-I <sub>D</sub> = 250 mA -V <sub>DD</sub> = 50 V -V <sub>GS</sub> = 0 to 10 V	_	20	30	ns

**BSP225** 









**BSP225** 





Fig.6 Typical transfer characteristic;  $-V_{DS} = 10 \text{ V}; T_i = 25 ^{\circ}\text{C}.$ 






Fig.8 Typical capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ; f = 1 MHz;  $T_j = 25$  °C.




Fig.9 Temperature coefficient of drain-source on-resistance;  $k = \frac{R_{DSom}}{R_{DS(on)}} \frac{at T_i}{at 25 °C}$ ; typical  $R_{DS(on)}$  at -200 mAV-10 V.

511

**BSP225** 




Fig.10 Temperature coefficient of gate-source threshold voltage;  $k = \frac{-V_{GStth}}{-V_{GStth}} \frac{at}{25} \frac{T_j}{C}$ ; typical  $V_{GS(th)}$  at -1 mA.

**BSP230** 

### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High speed switching
- No secondary breakdown.

### **APPLICATIONS**


 Intended for use as a Line current interruptor in telephone sets and for applications in relay, high speed and line transformer drivers.

#### **DESCRIPTION**

P-channel enhancement mode vertical D-MOS transistor in a SOT223 plastic SMD package.

#### **PINNING - SOT223**

PIN	SYMBOL	DESCRIPTION
1	g	gate
2	d	drain
3	s	source
4	d	drain



CAUTION
The device is supplied in an antistatic package. The gate-source input must be protected against static
discharge during transport or handling.

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		-	-300	V
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	-	±20	V
V <sub>GSth</sub>	gate-source threshold voltage	$I_D = -1 \text{ mA}; V_{DS} = V_{GS}$	-1.7	-2.55	V
l <sub>D</sub>	drain current (DC)		_	-210	mA
R <sub>DSon</sub>	drain-source on-state resistance	I <sub>D</sub> = -170 mA; V <sub>GS</sub> = -10 V	-	17	Ω
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	-	1.5	W

**BSP230** 

### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		_	-300	V
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	-	±20	V
I <sub>D</sub>	drain current (DC)		-	-210	mA
I <sub>DM</sub>	peak drain current		-	-0.75	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C; note 1	-	1.5	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>i</sub>	operating junction temperature		-	150	°C

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient	note 1	83.3	K/W

### Note to the "Limiting values" and "Thermal characteristics"

1. Device mounted on an epoxy printed-circuit board,  $40 \times 40 \times 1.5$  mm; mounting pad for drain lead minimum 6 cm<sup>2</sup>.


#### **CHARACTERISTICS**


 $T_j = 25$  °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0$ ; $I_D = -10 \mu A$	-300	-	_	٧
$V_{GSth}$	gate-source threshold voltage	$V_{DS} = V_{GS}$ ; $I_D = -1$ mA	-1.7	-	-2.55	٧
I <sub>DSS</sub>	drain-source leakage current	$V_{GS} = 0; V_{DS} = -240 \text{ V}$	_	-	-100	nA
I <sub>GSS</sub>	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0$	-	-	±100	nA
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = -10 \text{ V}; I_D = -170 \text{ mA}$	_	-	17	Ω
y <sub>fs</sub>	forward transfer admittance	$V_{DS} = -25 \text{ V}; I_D = -170 \text{ mA}$	100	-	-	mS
C <sub>iss</sub>	input capacitance	$V_{GS} = 0$ ; $V_{DS} = -25 \text{ V}$ ; $f = 1 \text{ MHz}$		60	90	pF
Coss	output capacitance	$V_{GS} = 0$ ; $V_{DS} = -25 \text{ V}$ ; $f = 1 \text{ MHz}$	_	15	30	pF
C <sub>rss</sub>	reverse transfer capacitance	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$	_	5	15	pF
Switching t	Switching times (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$V_{GS} = 0 \text{ to } -10 \text{ V}; V_{DD} = -50 \text{ V};$ $I_D = -250 \text{ mA}$	_	5	10	ns
t <sub>off</sub>	turn-off time	$V_{GS} = -10 \text{ to } 0 \text{ V}; V_{DD} = -50 \text{ V};$ $I_D = -250 \text{ mA}$	_	15	30	ns


1995 Apr 07 514

**BSP230** 











**BSP230** 



voltage; typical values.






Fig.8 Typical transfer characteristics.





Fig.9 Drain-source on-state resistance as a function of gate-source voltage; typical values.

T<sub>i</sub> = 25 °C.

**BSP230** 



T<sub>i</sub> = 25 °C.

Fig.10 Drain-source on-state resistance as a function of drain current; typical values.





Fig.11 Temperature coefficient of gate-source threshold voltage.




 $k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25 \text{ °C}}$ 

Typical  $R_{DSon}$  at  $I_D = -170$  mA;  $V_{GS} = -10$  V.

Fig.12 Temperature coefficient of drain-source on-state resistance.

**BSP230** 



518

**BSP250** 

#### **FEATURES**

- · High speed switching
- · No secondary breakdown
- · Very low on-resistance.

### **APPLICATIONS**


 Low-loss motor and actuator drivers, power switching, etc.

#### DESCRIPTION

P-channel enhancement mode vertical D-MOS transistor in a SOT223 plastic SMD package.

### **PINNING - SOT223**

PIN	SYMBOL	DESCRIPTION
1	g	gate
2	d	drain
3	s	source
4	d	drain



CAUTION
The device is supplied in an antistatic package. The
gate-source input must be protected against static
discharge during transport or handling.

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		_	-30	V
V <sub>SD</sub>	source-drain diode forward voltage	I <sub>S</sub> = -1.25 A	_	-1.6	٧
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	_	±20	V
V <sub>GSth</sub>	gate-source threshold voltage	$I_D = -1 \text{ mA}; V_{DS} = V_{GS}$	-1	-2.8	٧
l <sub>D</sub>	drain current (DC)		-	-3	Α
R <sub>DSon</sub>	drain-source on-state resistance	$I_D = -1 A; V_{GS} = -10 V$	-	0.25	Ω
$P_{tot}$	total power dissipation	up to T <sub>amb</sub> = 25 °C	T-	1.65	W

**BSP250** 


#### **LIMITING VALUES**


In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		_	-30	V
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	-	±20	V
I <sub>D</sub>	drain current (DC)	T <sub>s</sub> ≤ 100°C	-	-3	Α
I <sub>DM</sub>	peak drain current	note 1	-	-12	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>s</sub> = 100 °C	-	5	W
		up to T <sub>amb</sub> = 25 °C; note 2	_	1.65	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		-	150	°C
Source-dr	ain diode				
Is	source current (DC)	T <sub>s</sub> ≤ 100°C	_	-1.5	Α
I <sub>SM</sub>	peak pulsed source current	note 1	_	-6	Α

#### **Notes**

- 1. Pulse width and duty cycle limited by maximum junction temperature.
- 2. Device mounted on an epoxy printed-circuit board,  $40 \times 40 \times 1.5$  mm; mounting pad for drain lead minimum 6 cm<sup>2</sup>.





**BSP250** 

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient	note 1	75	K/W
R <sub>th j-s</sub>	thermal resistance from junction to soldering point		10	K/W

#### Note

1. Device mounted on an epoxy printed-circuit board,  $40 \times 40 \times 1.5$  mm; mounting pad for drain lead minimum 6 cm<sup>2</sup>.

### **CHARACTERISTICS**

 $T_i = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0$ ; $I_D = -10 \mu A$	-30	-	-	V
V <sub>GSth</sub>	gate-source threshold voltage	$V_{GS} = V_{DS}$ ; $I_D = -1$ mA	-1	-	-2.8	٧
I <sub>DSS</sub>	drain-source leakage current	$V_{GS} = 0; V_{DS} = -24 \text{ V}$	-	_	-100	nA
I <sub>GSS</sub>	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0$	_	T-	±100	nA
I <sub>Don</sub>	on-state drain current	$V_{GS} = -10 \text{ V}; V_{DS} = -1 \text{ V}$	-3	-	-	Α
		$V_{GS} = -4.5 \text{ V}; V_{DS} = -5 \text{ V}$	-1	<b>I</b> -	-	Α
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = -4.5 \text{ V}; I_D = -0.5 \text{ A}$	_	0.33	0.4	Ω
		$V_{GS} = -10 \text{ V}; I_D = -1 \text{ A}$	_	0.22	0.25	Ω
y <sub>fs</sub>	forward transfer admittance	$V_{DS} = -20 \text{ V}; I_D = -1 \text{ A}$	1	2	-	S
C <sub>iss</sub>	input capacitance	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$		250	_	ρF
C <sub>oss</sub>	output capacitance	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$	_	140	_	pF
C <sub>rss</sub>	reverse transfer capacitance	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$	_	50	-	pF
Qg	total gate charge	$V_{GS} = -10 \text{ V}; V_{DS} = -15 \text{ V};$ $I_D = -2.3 \text{ A}$	-	10	25	nC
Q <sub>gs</sub>	gate-source charge	$V_{GS} = -10 \text{ V}; V_{DS} = -15 \text{ V};$ $I_D = -2.3 \text{ A}$	_	1	_	nC
$Q_{gd}$	gate-drain charge	$V_{GS} = -10 \text{ V}; V_{DS} = -15 \text{ V};$ $I_D = -2.3 \text{ A}$	_	3	-	nC
t <sub>on</sub>	turn-on time	$V_{GS} = 0 \text{ to } -10 \text{ V}; V_{DD} = -20 \text{ V};$ $I_D = -1 \text{ A}; R_L = 20 \Omega$	_	20	80	ns
t <sub>off</sub>	turn-off time	$V_{GS} = -10 \text{ to } 0 \text{ V}; V_{DD} = -20 \text{ V};$ $I_D = -1 \text{ A}; R_L = 20 \Omega$	_	50	140	ns
Source-dra	in diode		•			
$V_{SD}$	source-drain diode forward voltage	$V_{GS} = 0$ ; $I_S = -1.25 A$	Ī-	<u> </u>	-1.6	٧
t <sub>rr</sub>	reverse recovery time	I <sub>S</sub> = -1.25 A; di/dt = 100 A/μs	<b> </b>	150	200	ns

**BSP250** 







Fig.4 Capacitance as a function of drain source voltage; typical values.






 $V_{DS} = -10 \text{ V}.$  $T_j = 25 \,^{\circ}\text{C}.$ 

Fig.6 Transfer characteristics, typical values.




**BSP250** 



- (1)  $T_j = 150 \,^{\circ}\text{C}$ .
- (2)  $T_i = 25 \, ^{\circ}C$ .
- (3)  $T_j = -55 \, ^{\circ}\text{C}$


Source current as a function of source-drain diode forward voltage.



 $k = \frac{V_{GSth} \text{ at } T_j}{V_{GSth} \text{ at } 25^{\circ}C}$ 

Typical  $V_{GSth}$  at  $I_D = -1$  mA;  $V_{DS} = V_{GS} = V_{th}$ .

Temperature coefficient of gate-source threshold voltage.




Typical R<sub>DSon</sub> at:

- (1)  $I_D = -1 A$ ;  $V_{GS} = -10 V$ .
- (2)  $I_D = -0.5 \text{ A}$ ;  $V_{GS} = -4.5 \text{ V}$ .

Fig.10 Temperature coefficient of drain-source on-resistance.

**BSP250** 



524

### **BSP254; BSP254A**

#### **FEATURES**

- · Direct interface to C-MOS, TTL, etc
- · High-speed switching
- · No secondary breakdown.

#### **DESCRIPTION**

P-channel vertical D-MOS transistor in a TO-92 variant envelope and intended for use as a line current interruptor in relay, high-speed and line transformer drivers.

### PINNING - TO-92 variant BSP254


PIN	DESCRIPTION
1	gate
2	drain
3	source

#### PINNING - TO-92 variant BSP254A

PIN	DESCRIPTION
1	source
2	gate
3	drain

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	-	-250	٧
V <sub>GSO</sub>	gate-source voltage	open drain	-	_	±20	٧
y <sub>fs</sub>	forward transfer admittance	ID = -200 mA; V <sub>DS</sub> = -25 V	100	200	-	mS
ID	drain current (DC)		_	-	-0.2	Α
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = -10 \text{ V};$ $I_D = -200 \text{ mA}$	_	10	15	Ω
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = 25 °C	-	-	1	W



### BSP254/BSP254A

### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
-V <sub>DS</sub>	drain-source voltage		_	250	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	٧
-I <sub>D</sub>	drain current	DC	-	0.2	Α
-I <sub>DM</sub>	drain current	peak value	-	0.6	Α
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = 25 °C (note 1)	-	1	W
T <sub>stg</sub>	storage temperature range		-65	+150	°C
Tj	junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	MAX.	UNIT
R <sub>thj-a</sub>	from junction to ambient (note 1)	125	K/W

#### Note

1. Transistor mounted on printed circuit board, maximum lead length 4 mm, mounting pad for drain lead minimum 10 mm x 10 mm.



### BSP254/BSP254A


#### **CHARACTERISTICS**


 $T_{j}$  = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
-V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$-V_{GS} = 0$ $-I_{D} = 10 \mu A$	250	-	-	V
-I <sub>DSS</sub>	drain-source leakage current	$-V_{DS} = 200 V$ $V_{GS} = 0$	-	-	1	μА
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}$ $V_{DS} = 0$	-	-	100	nA
-V <sub>GS(th)</sub>	gate-source threshold voltage	V <sub>GS</sub> = V <sub>DS</sub> -I <sub>D</sub> = 1 mA	0.8	-	2.8	V
R <sub>DS(on)</sub>	drain-source on-resistance	$-V_{GS} = 10 \text{ V}$ $-I_{D} = 200 \text{ mA}$	-	10	15	Ω
Y <sub>fs</sub>	transfer admittance	-V <sub>DS</sub> = 25 V -I <sub>D</sub> = 200 mA	100	200		mS
C <sub>iss</sub>	input capacitances	note 1	-	65	90	pF
Coss	output capacitance	note 1	-	20	30	pF
C <sub>rss</sub>	feedback capacitance	note 1	-	6	15	pF
t <sub>on</sub>	turn-on time	note 2	-	5	10	ns
t <sub>off</sub>	turn-off time	note 2	-	20	30	ns

#### **Notes**

- 1. Measured at f = 1 MHz;  $-V_{DS} = 25$  V;  $V_{GS} = 0$ .
- 2.  $-V_{GS} = 0$  to 10 V;  $-I_D = 250$  mA;  $-V_{DD} = 50$  V.





### **BSP254/BSP254A**




Fig.5 Typical output characteristics;  $T_i = 25$  °C.




Fig.6 Typical transfer characteristic;  $V_{DS} = -10 \text{ V}$ ;  $T_j = 25 \, ^{\circ}\text{C}$ .




Fig.7 Typical on-resistance as a function of drain current;  $T_j$  = 25 °C.






Fig.8 Typical capacitances as a function of drain-source voltage;  $V_{GS}=0$ ; f = 1 MHz;  $T_{j}=25\ ^{\circ}C$ .

Philips Semiconductors Product specification

# P-channel enhancement mode vertical D-MOS transistor

### **BSP254/BSP254A**





### **BSP304; BSP304A**

#### **FEATURES**

- · Direct interface to C-MOS, TTL etc.
- · High speed switching
- · No secondary breakdown.

#### **APPLICATIONS**


 Intended for use as a Line current interruptor in telephone sets and for applications in relay, high speed and line transformer drivers.

### PINNING - TO-92 variant

PIN	SYMBOL	DESCRIPTION
BSP304		
1	g	gate
2	d	drain
3	s	source
BSP304A		
1	S	source
2	g	gate
3	d	drain

#### **DESCRIPTION**

P-channel enhancement mode vertical D-MOS transistor in a TO-92 variant package.



CAUTION
The device is supplied in an antistatic package. The gate-source input must be protected against static
discharge during transport or handling.

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		_	-300	٧
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	-	±20	٧
V <sub>GSth</sub>	gate-source threshold voltage	$I_D = -1 \text{ mA}; V_{DS} = V_{GS}$	-1.7	-2.55	٧
I <sub>D</sub>	drain current (DC)		-	-170	mA
R <sub>DSon</sub>	drain-source on-state resistance	$I_D = -170 \text{ mA};$ $V_{GS} = -10 \text{ V}$	-	17	Ω
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	_	1	W

Philips Semiconductors Product specification

# P-channel enhancement mode vertical D-MOS transistors

BSP304; BSP304A

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		_	-300	V
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	_	±20	V
I <sub>D</sub>	drain current (DC)		-	-170	mA
I <sub>DM</sub>	peak drain current		_	-0.75	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C; note 1	-	1	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		-	150	°C

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient	note 1	125	K/W

### Note to the "Limiting values" and "Thermal characteristics"


1. Device mounted on a printed-circuit board, maximum lead length 4 mm; mounting pad for drain lead minimum 1 cm<sup>2</sup>.


### **CHARACTERISTICS**

 $T_i = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0$ ; $I_D = -10 \mu A$	-300	_	_	٧
$V_{GSth}$	gate-source threshold voltage	$V_{DS} = V_{GS}$ ; $I_D = -1$ mA	-1.7	-	-2.55	٧
I <sub>DSS</sub>	drain-source leakage current	$V_{GS} = 0; V_{DS} = -240 \text{ V}$	_	_	-100	nA
I <sub>GSS</sub>	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0$	-	-	±100	nA
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = -10 \text{ V}; I_D = -170 \text{ mA}$	_	_	17	Ω
y <sub>fs</sub>	forward transfer admittance	$V_{DS} = -25 \text{ V}; I_{D} = -170 \text{ mA}$	100	-	-	mS
C <sub>iss</sub>	input capacitance	$V_{GS} = 0$ ; $V_{DS} = -25 \text{ V}$ ; $f = 1 \text{ MHz}$	_	60	90	pF
Coss	output capacitance	$V_{GS} = 0$ ; $V_{DS} = -25 \text{ V}$ ; $f = 1 \text{ MHz}$	-	15	30	pF
C <sub>rss</sub>	reverse transfer capacitance	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$	-	5	15	pF
Switching t	imes (see Figs 2 and 3)					
ton	turn-on time	$V_{GS} = 0 \text{ to } -10 \text{ V}; V_{DD} = -50 \text{ V};$ $I_D = -250 \text{ mA}$	-	5	10	ns
t <sub>off</sub>	turn-off time	$V_{GS} = -10 \text{ to } 0 \text{ V}; V_{DD} = -50 \text{ V};$ $I_D = -250 \text{ mA}$	-	15	30	ns

### BSP304; BSP304A












Fig.4 Power derating curve.




### BSP304; BSP304A











### BSP304; BSP304A



T<sub>j</sub> = 25 °C.


Fig.10 Drain-source on-state resistance as a function of drain current; typical values.



 $k = \frac{V_{GSth} \text{ at } T_j}{V_{GSth} \text{ at } 25^{\circ}C}$ 

Typical  $V_{GSth}$  at  $I_D = -1$  mA;  $V_{DS} = V_{GS}$ .

Fig.11 Temperature coefficient of gate-source threshold voltage.




 $k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25 \text{ °C}}$ 

Typical  $R_{DSon}$  at  $I_D = -170$  mA;  $V_{GS} = -10$  V.

Fig.12 Temperature coefficient of drain-source on-state resistance.

BSP304; BSP304A



535




### N-CHANNEL FETS

Symmetrical silicon n-channel depletion type junction field-effect transistors in a plastic microminiature envelope intended for application in thick and thin-film circuits. The transistors are intended for low-power, chopper or switching applications in industrial service.

#### **QUICK REFERENCE DATA**

		В	SR56	BSR57	BSR58	
Drain-source voltage	±V <sub>DS</sub>	max.	40	40	40 V	/
Total power dissipation up to $T_{amb} = 40$ °C	$P_{tot}$	max.	250	250	250 m	nW
Drain current $V_{DS} = 15 \text{ V}; V_{GS} = 0$	IDSS	> <	50 -	20 100	8 m 80 m	
Gate-source cut-off voltage $V_{DS} = 15 \text{ V}; I_D = 0.5 \text{ nA}$	-V <sub>(P)GS</sub>	> <	4 10	2 6	0.8 V 4 V	
Drain-source resistance (on) at $f = 1 \text{ kHz}$ $I_D = 0$ ; $V_{GS} = 0$	<sup>r</sup> ds on	<	25	40	20 م	2
Feedback capacitance at f = 1 MHz -V <sub>GS</sub> = 10 V; V <sub>DS</sub> = 0	C <sub>rs</sub>	<	5	5	5 p	F
Turn-off time						
$V_{DD} = 10 \text{ V; } V_{GS} = 0$ $I_D = 20 \text{ mA; } -V_{GSM} = 10 \text{ V}$ $I_D = 10 \text{ mA; } -V_{GSM} = 6 \text{ V}$ $I_D = 5 \text{ mA; } -V_{GSM} = 4 \text{ V}$	<sup>t</sup> off <sup>t</sup> off <sup>t</sup> off	< < <	25 - -	– 50 –	— n — n 100 n	ıs



Note: Drain and source are interchangeable.

### **RATINGS**

na med						
Limiting values in accordance with the Absolut	e Maximum Sy	stem (	(IEC 134)			
Drain-source voltage		±	V <sub>DS</sub>	max.	40	V
Drain-gate voltage		V	DGO	max.	40	٧
Gate-source voltage		_	-V <sub>GSO</sub>	max.	40	V
Forward gate current		- 1	GF	max.	50	mΑ
Total power dissipation up to $T_{amb} = 40$ °C (n	ote 1)	Р	tot	max.	250	mW
Storage temperature range		Т	stg	−65 t	o + 150	οС
Junction temperature		Т	-	max.	150	oC
THERMAL RESISTANCE						
From junction to ambient (note 1)		R	th j-a	=	430	K/W
CHARACTERISTICS						
T <sub>j</sub> = 25 °C unless otherwise specified						
Gate-source cut-off current						
$V_{DS} = 0 \ V; -V_{GS} = 20 \ V$			-IGSS	max.	1.0	nA
Drain cut-off current $V_{DS} = 15 \text{ V}; -V_{GS} = 10 \text{ V}$		1.	osx	max.	1.0	nA
VDS = 15 V, =VGS = 10 V		'1	72X	mux.	1.0	11/7
			BSR56	BSR57	BSR58	-
Drain current		_	50	20		mΑ
$V_{DS} = 15 V; V_{GS} = 0$	<sup>I</sup> DSS	> <		100	-	mA
Gate-source breakdown voltage						
$-I_G = 1 \mu A; V_{DS} = 0$	-V(BR)GSS	>	40	40	40	V
Gate-source cut-off voltage		>	4	2	0.8	V
I <sub>D</sub> = 0,5 nA; V <sub>DS</sub> = 15 V	−V(P)GS	>	10	6	4	٧
Drain-source voltage (on)	V	<	750			mV
$I_D = 20 \text{ mA}; V_{GS} = 0$ $I_D = 10 \text{ mA}; V_{GS} = 0$	V <sub>DSon</sub> V <sub>DSon</sub>	<	/50 	500	_	mV
$I_D = 5 \text{ mA}; V_{GS} = 0$	V <sub>DSon</sub>	<	_	_	400	mV
Drain-source resistance (on) at f = 1 kHz						
$I_D = 0$ ; $V_{GS} = 0$ ; $T_a = 25$ °C	<sup>r</sup> ds on	<	25	40	60	Ω
Feedback capacitance at f = 1 MHz			_	_	_	_
$-V_{GS} = 10 \text{ V}; V_{DS} = 0$	C <sub>rss</sub>	<	5	5	5	pF

### Notes

1. Mounted on a ceramic substrate of 8 mm x 10 mm x 0.7 mm.

			BSR56	BSR57	BSR58
Switching times $V_{DD} = 10 \text{ V}$ ; $V_{GS} = 0$ Conditions $I_D$ and $-V_{GSM}$	I <sub>D</sub> -V <sub>GSM</sub>	==	20 10	10 6	5 mA 4 V
Delay time	<sup>t</sup> d	<	6	6	10 ns
Rise time	t <sub>r</sub>	<	3	4	10 ns
Turn-off time	toff	<	25	50	100 ns




Fig. 2 Switching times waveforms.




Fig. 3 Test circuit.

BSR56; R =  $464~\Omega$ BSR57; R =  $953~\Omega$ BSR58; R =  $1910~\Omega$ 

### Pulse generator

$$\begin{array}{ll} t_r = t_f \leqslant 1 \text{ ns} \\ \delta &= 0.02 \\ Z_O &= 50 \Omega \end{array}$$

#### Oscilloscope

$$t_r \le 0.75 \text{ ns}$$
 $R_i \ge 1 \text{ M}\Omega$ 
 $C_i \le 2.5 \text{ pF}$ 




Fig.4 Power derating curve.

# MOSFET N-CHANNEL ENHANCEMENT SWITCHING TRANSISTOR

Symmetrical insulated-gate silicon MOS field-effect transistor of the N-channel enhancement mode type.

The transistor is sealed in a SOT143 envelope and features a low ON resistance and low capacitances.

The transistor is protected against excessive input voltages by integrated back-to-back diodes between gate and substrate.

#### Applications:


- analog and/or digital switch
- switch driver

#### QUICK REFERENCE DATA

Drain-source voltage	$V_{DS}$	max.	10 V
Source-drain voltage	$v_{SD}$	max.	10 V
Drain-substrate voltage	$V_{DB}$	max.	15 V
Source-substrate voltage	$v_{SB}$	max.	15 V
Drain current (DC)	ID	max.	50 mA
Total power dissipation up to T <sub>amb</sub> = 25 °C	$P_{tot}$	max.	230 mW
Gate-source threshold voltage $V_{DS} = V_{GS}$ ; $V_{SB} = 0$ ; $I_{D} = 1 \mu A$	V <sub>GS(th)</sub>	> <	0.1 V 2.0 V
Drain-source ON-resistance $V_{GS} = 10 \text{ V}; V_{SB} = 0; I_D = 0.1 \text{ mA}$	R <sub>DSon</sub>	<	45 Ω
Feed-back capacitance $V_{GS} = V_{BS} = -15 \text{ V};$ $V_{DS} = 10 \text{ V}; \text{ f} = 1 \text{ MHz}$	C <sub>rss</sub>	typ.	0.6 pF

#### **MECHANICAL DATA**

SOT143 (see Fig. 1).




### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)				
Drain-source voltage	$v_{DS}$	max.	10	V
Source-drain voltage	$V_{SD}$	max.	10	V
Drain-substrate voltage	$v_{DB}$	max.	15	V
Source-substrate voltage	$v_{SB}$	max.	15	V
Drain current (DC)	۱ <sub>D</sub>	max.	50	mΑ
Total power dissipation up to T <sub>amb</sub> = 25 °C*	$P_{tot}$	max.	230	mW
Storage temperature range	$T_{stg}$	-65 to	+ 150	оС
Junction temperature	Тj	max.	125	oC
THERMAL RESISTANCE				
From junction to ambient in free air*	R <sub>th j-a</sub>	=	430	K/W
CHARACTERISTICS				
T <sub>amb</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage	.,		40	.,
$V_{GS} = V_{BS} = -5 \text{ V}; I_D = 10 \text{ nA}$	V <sub>(BR)DSX</sub>	>	10	V
Source-drain breakdown voltage $V_{GD} = V_{BD} = -5 \text{ V; } I_D = 10 \text{ nA}$	V <sub>(BR)SDX</sub>	>	10	٧
Drain-substrate breakdown voltage	V		15	W
$V_{GB} = 0$ ; $I_D = 10$ nA; open source	V(BR)DBO	>	15	V
Source-substrate breakdown voltage V <sub>GB</sub> = 0; I <sub>D</sub> = 10 nA; open drain	V <sub>(BR)SBO</sub>	>	15	٧
Drain-source leakage current		<	10	- A
$V_{GS} = V_{BS} = -2 \text{ V}; V_{DS} = 6,6 \text{ V}$	<sup>I</sup> DSoff		10	nA

<sup>\*</sup> Device mounted on a ceramic substrate of 8 mm  $\times$  10 mm  $\times$  0,7 mm.

Source-drain leakage current $V_{GD} = V_{BD} = -2 V; V_{SD} = 6,6 V$	l <sub>SDoff</sub>	<	10 nA
Forward transconductance at $f = 1 \text{ kHz}$ $V_{DS} = 10 \text{ V}$ ; $V_{SB} = 0$ ; $I_D = 20 \text{ mA}$	9fs	> typ.	10 mS 15 mS
Gate-source threshold voltage $V_{DS} = V_{GS}$ ; $V_{SB} = 0$ ; $I_D = 1 \mu A$	V <sub>GS(th)</sub>	> <	0,1 V 2,0 V
Drain-source ON-resistance $I_D = 0.1 \text{ mA}$ ;			
$V_{GS} = 5 \text{ V}; V_{SB} = 0$	$R_{DSon}$	< '	70 Ω
$V_{GS} = 10 \text{ V}; V_{SB} = 0$	$R_{DSon}$	<	45 Ω
$V_{GS} = 3.2 \text{ V}; V_{SB} = 6.8 \text{ V (see Fig. 4)}$	R <sub>DSon</sub>	typ.	<b>80</b> Ω 120 Ω
Gate-substrate zener voltages			
$V_{DB} = V_{SB} = 0$ ; $-I_G = 10 \mu\text{A}$	V <sub>Z(1)</sub>	>	12,5 V
$V_{DB} = V_{SB} = 0$ ; + $I_G = 10 \mu\text{A}$	V <sub>Z(2)</sub>	>	12,5 V
Capacitances at f = 1 MHz $V_{GS} = V_{BS} = -15 \text{ V}; V_{DS} = 10 \text{ V}$			
Feed-back capacitance	$C_{\sf rss}$	typ.	0,6 pF
Input capacitance	$c_{iss}$	typ.	1,5 pF
Output capacitance	$C_{oss}$	typ.	1,0 pF
Switching times (see Fig. 2)			
$V_{DD} = 10 \text{ V}; V_i = 5 \text{ V}$	t <sub>on</sub>	typ.	1,0 ns
	toff	typ.	5,0 ns

### Pulse generator:






Fig. 2 Switching times test circuit and input and output waveforms.




Fig. 3  $V_{SB} = 0$ ; typical values.




Fig. 5  $V_{DS} = 10 \text{ V}$ ;  $V_{BS} = 0$ ; typical values.




Fig. 7  $V_{SB} = 0$ ; typical values.




Fig. 4  $V_{SB} = 6.8 V$ ; typical values.




Fig. 6  $V_{DS} = V_{GS} = V_{GS(th)}$ .

Conditions for Figs 3, 4, 5, 6 and 7:  $T_j = 25$  °C.

**BSS84** 

#### **FEATURES**

- · Low threshold voltage
- Direct interface to C-MOS, TTL, etc.
- · High speed switching
- · No secondary breakdown.

#### **APPLICATIONS**


 Intended for use as a Line current interruptor in telephone sets and for applications in relay, high speed and line transformer drivers.

#### **DESCRIPTION**

P-channel enhancement mode vertical D-MOS transistor in a SOT23 SMD package.

#### **PINNING - SOT23**

PIN	SYMBOL	DESCRIPTION
1	g	gate
2	s	source
3	d	drain



CAUTION
The device is supplied in an antistatic package. The
gate-source input must be protected against static
discharge during transport or handling.

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		-	-50	V
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	-	±20	V
V <sub>GSth</sub>	gate-source threshold voltage	$I_D = -1 \text{ mA}; V_{DS} = V_{GS}$	-0.8	-2	V
ID	drain current (DC)		-	-130	mA
R <sub>DSon</sub>	drain-source on-state resistance	$I_D = -130 \text{ mA}; V_{GS} = -10 \text{ V}$	-	10	Ω
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	T-	250	mW

**BSS84** 

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		_	<i>–</i> 50	V
V <sub>GSO</sub>	gate-source voltage (DC)	open drain		±20	٧
I <sub>D</sub>	drain current (DC)	·	-	-130	mA
I <sub>DM</sub>	peak drain current		_	-520	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C; note 1	-	250	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		-	150	°C

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient	note 1	500	K/W

### Note to the "Limiting values" and "Thermal characteristics"


1. Device mounted on a printed-circuit board.


#### **CHARACTERISTICS**

T<sub>i</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0$ ; $I_D = -10 \mu A$	-50	<b> </b> -	-	٧
V <sub>GSth</sub>	gate-source threshold voltage	$V_{DS} = V_{GS}$ ; $I_D = -1 \text{ mA}$	-0.8	<b> </b> -	-2	٧
I <sub>DSS</sub>	drain-source leakage current	$V_{GS} = 0; V_{DS} = -40 \text{ V}$	<b> </b> -	-	-100	nA
		V <sub>GS</sub> = 0; V <sub>DS</sub> = -50 V	<b> </b> -	<b> </b>	-10	μΑ
		$V_{GS} = 0$ ; $V_{DS} = -50 \text{ V}$ ; $T_j = 125 \text{ °C}$	-	_	-60	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{DS} = 0; V_{GS} = \pm 20 \text{ V}$	-	_	±10	nA
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = -10 \text{ V}; I_D = -130 \text{ mA}$	<b> </b> -	-	10	Ω
y <sub>fs</sub>	forward transfer admittance	$V_{DS} = -25 \text{ V}; I_D = -130 \text{ mA}$	50	_	-	mS
C <sub>iss</sub>	input capacitance	$V_{GS} = 0$ ; $V_{DS} = -25 \text{ V}$ ; $f = 1 \text{ MHz}$	-	25	45	pF
Coss	output capacitance	$V_{GS} = 0$ ; $V_{DS} = -25 \text{ V}$ ; $f = 1 \text{ MHz}$	-	15	25	pF
C <sub>rss</sub>	reverse transfer capacitance	$V_{GS} = 0$ ; $V_{DS} = -25 \text{ V}$ ; $f = 1 \text{ MHz}$	_	3.5	12	pF
Switching t	Switching times (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$V_{GS} = 0$ to -10 V; $V_{DD} = -40$ V; $I_D = -200$ mA	-	3	-	ns
t <sub>off</sub>	turn-off time	$V_{GS} = -10 \text{ to } 0 \text{ V}; V_{DD} = -40 \text{ V};$ $I_D = -200 \text{ mA}$	-	7	-	ns

**BSS84** 












Fig.4 Power derating curve.




**BSS84** 










548


**BSS84** 



$$k = \frac{V_{GSth} \text{ at } T_j}{V_{GSth} \text{ at } 25^{\circ}\text{C}}$$

 $I_D = -1 \text{ mA}; V_{DS} = V_{GS}.$ 


Fig.10 Temperature coefficient of gate-source threshold voltage.



$$k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25 \text{ °C}}$$

- (1)  $I_D = -130 \text{ mA}$ ;  $V_{GS} = -10 \text{ V}$ .
- (2)  $I_D = -20 \text{ mA}$ ;  $V_{GS} = -2.4 \text{ V}$ .

Fig.11 Temperature coefficient of drain-source on-state resistance.



1995 Apr 07



## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel vertical D-MOS transistor in a SOT89 envelope.

Designed primarily as a line current interrupter in telephone sets, it can also be applied in other applications such as in relays, line and high-speed transformer drivers etc.

#### **Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.
- Low RDS on


#### **QUICK REFERENCE DATA**

Drain-source voltage	V <sub>DS</sub>	max.	200 V
Gate-source voltage (open drain)	±V <sub>GSO</sub>	max.	20 V
Drain current (DC)	۱D	max.	280 mA
Total power dissipation up to T <sub>amb</sub> = 25 °C	$P_{tot}$	max.	1 W
Drain-source on-resistance ID = 400 mA; VGS = 10 V	R <sub>DS</sub> (on)	max. typ.	6 Ω 4.5 Ω
Transfer admittance $I_D = 400 \text{ mA}$ ; $V_{DS} = 25 \text{ V}$	yfs	typ. min.	350 mS 140 mS

#### **MECHANICAL DATA**

Dimensions in mm

Fig. 1 SOT89.




marking: KA

BOTTOM VIEW

### **RATINGS**

KATINGS				
Limiting values in accordance with the Absolute Maximum System	IEC 134)			
Drain-source voltage	$V_{DS}$	max.	200	V
Gate-source voltage (open drain)	± VGSO	max.	20	V
Drain current (DC)	ID	max.	280	mΑ
Drain current (peak)	IDM	max.	1.1	Α
Total power dissipation up to T <sub>amb</sub> = 25 °C *	P <sub>tot</sub>	max.	1	W
Storage temperature range	$T_{stg}$	-65 to +	150	oC
Junction temperature	$T_{j}$	max.	150	oC
THERMAL RESISTANCE				
From junction to ambient *	R <sub>th j-a</sub>	=	125	K/W
CHARACTERISTICS				
$T_j = 25$ °C unless otherwise specified				
Drain-source breakdown voltage $I_D = 250 \mu A; V_{GS} = 0$	V(BR)DSS	min.	200	V
Drain-source leakage current				_
$V_{DS} = 60 \text{ V; } V_{GS} = 0$	DSS	max. max.	200	nΑ μΑ
$V_{DS} = 200 \text{ V}; V_{GS} = 0$	DSS	typ.	100	-
Gate-source leakage current VGS = 20 V; VDS = 0	IGSS	max.	100	nA
Gate threshold voltage		min.	0.8	V
$I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$	VGS(th)	max.	2.8	
Drain-source on-resistance I <sub>D</sub> = 400 mA; V <sub>GS</sub> = 10 V	R <sub>DS(on)</sub>	max. typ.	6 4.5	$\Omega$
Transfer admittance	hee I	typ.	350	mS
$I_D = 400 \text{ mA}; V_{DS} = 25 \text{ V}$	Yfs	min.	140	mS
Input capacitance $f = 1 \text{ MHz}$ ; $V_{DS} = 25 \text{ V}$ ; $V_{GS} = 0$	Ciss	max. typ.		pF pF
Output capacitance f = 1 MHz; VDS = 25 V; VGS = 0	Coss	max. typ.		pF pF
Feedback capacitance f = 1 MHz; VDS = 25 V; VGS = 0	C <sub>rss</sub>	max. typ.		pF pF
Switching times (see Figs 2 and 3) $I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$	ton	typ. max.	_	ns ns
$V_{GS} = 0$ to 10	<sup>t</sup> off	typ. max.		ns ns

<sup>\*</sup> Transistor mounted on ceramic substrate area 2.5  $\mbox{cm}^2$  , thickness 0.7 mm.






Fig. 2 Switching times test circuit.

Fig. 3 Input and output waveforms.

**BSS88** 

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### **DESCRIPTION**


N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

#### **PINNING**

PIN	DESCRIPTION
1	gate
2	drain
3	source

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage	230	٧
I <sub>D</sub>	DC drain current	250	mA
R <sub>DS(on)</sub>	drain-source on-resistance	8	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage	1.2	٧



#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	230	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	٧
I <sub>D</sub>	DC drain current		-	250	mA
I <sub>DM</sub>	peak drain current		-	1	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	-	1	W
T <sub>stg</sub>	storage temperature range		-65	150	°C
Tj	junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient (note 1)	125 K/W

#### Note

1. Device mounted on a printed circuit board, maximum lead length 4 mm; mounting pad for the drain lead minimum 10 mm x 10 mm.


April 1995 554


**BSS88** 

#### **CHARACTERISTICS**

T<sub>i</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A; V_{GS} = 0$	230	1-	-	٧
I <sub>DSS</sub>	drain-source leakage current	$V_{DS} = 100 \text{ V}; V_{GS} = 0$	-	-	100	nA
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}; V_{DS} = 0$	<b>-</b>	-	100	nA
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{GS} = V_{DS}$	0.4	<b>I</b> -	1.2	٧
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 14 mA; V <sub>GS</sub> = 1.8 V	-	6	15	Ω
		$I_D = 150 \text{ mA}; V_{GS} = 5 \text{ V}$	T-	5	8	Ω
IY <sub>fs</sub> I	transfer admittance	I <sub>D</sub> = 150 mA; V <sub>DS</sub> = 25 V	140	200	-	mS
C <sub>iss</sub>	input capacitance	V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0; f = 1 MHz	-	50	80	pF
C <sub>oss</sub>	output capacitance	V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0; f = 1 MHz	-	20	30	pF
C <sub>rss</sub>	feedback capacitance	V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0; f = 1 MHz	-	5	10	pF
Switching ti	mes (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	5	10	ns
t <sub>off</sub>	turn-off time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	_	20	30	ns





April 1995 555

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope. Designed primarily as a line current interrupter in telephone sets, it can also be applied in other applications such as in relays, line and highspeed transformer drivers etc.

#### **Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown


#### **QUICK REFERENCE DATA**


Drain-source voltage	V <sub>DS</sub>	max.	200 V
Gate-source voltage (open drain)	± V <sub>GSO</sub>	max.	20 V
Drain current (DC)	ID	max.	300 mA
Total power dissipation up to T <sub>amb</sub> = 25 °C	P <sub>tot</sub>	max.	1 W
Drain-source ON-resistance $I_D = 400 \text{ mA}$ ; $V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	typ. max.	4.5 Ω 6 Ω
Transfer admittance I <sub>D</sub> = 400 mA; V <sub>DS</sub> = 25 V	y <sub>fs</sub>	min. typ.	140 mS 350 mS

#### **MECHANICAL DATA**

Fig. 1 TO-92 variant.







Dimensions in mm


#### **RATINGS**


Limiting values in accordance with the Absolute Maximum System (IEC 134)

	•			
Drain-source voltage	$v_{DS}$	max.	200	٧
Gate-source voltage (open drain)	± V <sub>GSO</sub>	max.	20	V
Drain current (DC)	I <sub>D</sub>	max.	300	mΑ
Drain current (peak)	IDM	max.	1.2	Α
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1)	$P_{tot}$	max.	1	W
Storage temperature range	T <sub>stg</sub>	-55 to	+ 150	οС
Junction temperature	Тј	max.	150	oC
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	125	K/W
CHARACTERISTICS				
T <sub>j</sub> = 25 <sup>o</sup> C unless otherwise specified				
Drain-source breakdown voltage $I_D = 250 \mu A$ ; $V_{GS} = 0$	V <sub>(BR)DSS</sub>	min.	200	v
Drain-source leakage current V <sub>DS</sub> = 60 V; V <sub>GS</sub> = 0	IDSS	max.	200	nA
$V_{DS} = 200 \text{ V; } V_{GS} = 0$	IDSS	typ. max.	100 60	nΑ μΑ
Gate-source leakage current $V_{GS} = 20 \text{ V; } V_{DS} = 0$	I <sub>GSS</sub>	max.	100	
Gate threshold voltage $I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$	V <sub>GS(th)</sub>	min. max.	0.8 2.8	
Drain-source ON-resistance $I_D = 400 \text{ mA}$ ; $V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	typ. max.	4.5 6	$\Omega$
Transfer admittance I <sub>D</sub> = 400 mA; V <sub>DS</sub> = 25 V	y <sub>fs</sub>	min. typ.	140 350	
Input capacitance at f = 1 MHz V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0	C <sub>iss</sub>	typ.	45	pF
Output capacitance at f = 1 MHz V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0	C <sub>oss</sub>	typ.	15	pF
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 25 \text{ V}$ ; $V_{GS} = 0$	C <sub>rss</sub>	typ.	3.5	рF
Switching times (see Figs 2 and 3) $I_D = 250 \text{ mA}$ ; $V_{DD} = 50 \text{ V}$ ;				
V <sub>GS</sub> = 0 to 10 V	t <sub>on</sub> t <sub>off</sub>	typ. typ.		ns ns

#### Note

<sup>1.</sup> Transistor mounted on printed-circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.








Fig. 3 Input and output waveforms.



## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in a TO-18 envelope. Designed primarily as a line current interrupter in telephone sets, it can also be applied in other applications such as in relays, line and high-speed transformer drivers etc.

#### **Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

#### QUICK REFERENCE DATA

Drain-source voltage	V <sub>DS</sub>	max.	200 V
Drain current (DC)	ΙD	max.	350 mA
Total power dissipation up to			
T <sub>case</sub> = 25 °C	$P_{tot}$	max.	1.5 W
Drain-source ON-resistance	В	typ.	4.5 Ω
$I_D = 400 \text{ mA}; V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	max.	$\Omega$ 0.6
Transfer admittance		min	140 mS
$I_D = 400 \text{ mA}; V_{DS} = 25 \text{ V}$	Yfs	min. typ.	350 mS

#### **MECHANICAL DATA**

Fig. 1 TO-18.

Dimensions in mm


#### **Pinning**


1 = source

2 = gate

3 = drain







### **RATINGS**

Limiting values in accordance with the Absolute Maximum System	(IEC 134)			
Drain-source voltage	VDS	max.	200	V
Gate-source voltage (open drain)	$\pm V$ GSO	max.	20	V
Drain current (DC)	lD	max.	350	mΑ
Drain current (peak)	IDM	max.	1.4	Α
Total power dissipation up to $T_{amb} = 25  {}^{\circ}\text{C}$ $T_{case} = 25  {}^{\circ}\text{C}$ Storage temperature range	P <sub>tot</sub> P <sub>tot</sub> T <sub>stq</sub>	max. max. 55 to +	0.4 1.5 150	W
Junction temperature	Ti	max.	150	оС
THERMAL RESISTANCE	,			
From junction to ambient	R <sub>th j-a</sub>	=	310	K/W
From junction to case	R <sub>th j-c</sub>	=	83	K/W
CHARACTERISTICS				
T <sub>i</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage $I_D = 10 \mu A$ ; $V_{GS} = 0$	V <sub>(BR)DSS</sub>	min.	200	٧
Drain-source leakage current VDS = 60 V; VGS = 0	IDSS	max.	200	nΑ
$V_{DS} = 200 \text{ V}; V_{GS} = 0$	IDSS	typ. max.	100 10	nΑ μΑ
Gate-source leakage current VGS = 20 V; VDS = 0	IGSS	max.	100	
Gate threshold voltage ID = 1 mA; VDS = VGS	$V_{GS(th)}$	min. max.	0.8 2.8	
Drain-source ON-resistance I <sub>D</sub> = 400 mA; V <sub>GS</sub> = 10 V	R <sub>DSon</sub>	typ. max.	4.5 6.0	
Transfer admittance $I_D = 400 \text{ mA}$ ; $V_{DS} = 25 \text{ V}$	yfs	min. typ.	140 350	
Input capacitance at f = 1 MHz; V <sub>DS</sub> = 25 V; V <sub>GS</sub> = 0	C <sub>iss</sub>	typ. max.		pF pF
Output capacitance at f = 1 MHz; VDS = 25 V; VGS = 0	Coss	typ. max.		pF pF
Feedback capacitance at f = 1 MHz; VDS = 25 V; VGS = 0	C <sub>rss</sub>	typ. max.	3.5 10	pF pF
Switching times (see Figs 2 and 3) $I_D = 300 \text{ mA}$ ; $V_{DD} = 50 \text{ V}$ ; $V_{GS} = 0 \text{ to } 10 \text{ V}$	t <sub>on</sub>	typ. max.	5 15	ns ns
	toff	typ. max.		ns




Fig. 2 Switching time test circuit.




Fig. 3 Input and output waveforms.



# P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use in relay, high-speed and line-transformer drivers, and as a line current interruptor in telephony applications.

#### **Features**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- No secondary breakdown


#### QUICK REFERENCE DATA

Drain-source voltage	-V <sub>DS</sub>	max.	200 V
Gate-source voltage (open drain)	$\pm V_{\hbox{GSO}}$	max.	20 V
Drain current (DC)	$-l_{D}$	max.	0.15 A
Total power dissipation up to T <sub>amb</sub> = 25 °C	$P_{tot}$	max.	1 W
Drain-source ON-resistance -I <sub>D</sub> = 100 mA; -V <sub>GS</sub> = 10 V	R <sub>DSon</sub>	typ. max.	10 Ω 20 Ω
Transfer admittance $-I_D = 100 \text{ mA}; -V_{DS} = 25 \text{ V}$	y <sub>fs</sub>	min. typ.	60 mS 200 mS

#### **MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-92 variant.



#### **RATINGS**

na i ives				
Limiting values in accordance with the Absolute Maximum System	n (IEC 134)			
Drain-source voltage	$-V_{DS}$	max.	200	٧
Gate-source voltage (open drain)	± V <sub>GSO</sub>	max.	20	V
Drain current (DC)	-ID	max.	0.15	Α
Drain current (peak)	<sup>−l</sup> DM	max.	0.6	Α
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1)	P <sub>tot</sub>	max.	1	W
Storage temperature range	T <sub>stg</sub>	-55 to	+150	oC
Junction temperature	$T_{j}$	max.	150	oC
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	125	K/W
CHARACTERISTICS				
T <sub>j</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage $-I_D = 250 \mu A; -V_{GS} = 0$	-V(BR)DS	min.	200	v
Drain-source leakage current $-V_{DS} = 60 \text{ V}; -V_{GS} = 0$ $-V_{DS} = 200 \text{ V}; -V_{GS} = 0$	−IDSS −IDSS	max. max.	0.2 60	μΑ μΑ
Gate-source leakage current -V <sub>GS</sub> = 20 V; -V <sub>DS</sub> = 0	-I <sub>GSS</sub>	max.	100	nΑ
Gate threshold voltage $-I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$	-VGS(th)	min. max.	0.8 2.8	
Drain-source ON-resistance $-I_D = 100 \text{ mA}; -V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	typ. max.	10 20	
Transfer admittance $-I_D = 100 \text{ mA}; -V_{DS} = 25 \text{ V}$	yfs	min. typ.	60 200	mS mS
Input capacitance at $f = 1 \text{ MHz}$ ; $-V_{DS} = 25 \text{ V}$ ; $-V_{GS} = 0$	C <sub>iss</sub>	typ.	65	pF
Output capacitance at f = 1 MHz; -VDS = 25 V; -VGS = 0	C <sub>oss</sub>	typ.	20	pF
Feedback capacitance at f = 1 MHz; -V <sub>DS</sub> = 25 V; -V <sub>GS</sub> = 0	C <sub>rss</sub>	typ.	6	pF
Switching times (see Figs 2 and 3) $-I_D = 250 \text{ mA}; -V_{DD} = 50 \text{ V};$ $-V_{GS} = 0 \text{ to } 10 \text{ V}$	ton toff	typ.		ns ns

#### Note

<sup>1.</sup> Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.




Fig. 2 Switching time test circuit.




Fig. 3 Input and output waveforms.

#### **Philips Semiconductors**

Data sheet		
status	Product specification	
date of issue April 1995		

### BSS100 N-channel enhancement mode vertical D-MOS transistor

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- No secondary breakdown.

#### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.


#### PINNING - TO-92 variant

PIN	DESCRIPTION
1	source
2	gate
3	drain

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		100	٧
I <sub>D</sub>	drain current	DC value	250	mA
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 120 mA V <sub>GS</sub> = 10 V	6	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	2.8	V

#### PIN CONFIGURATION



Philips Semiconductors Product specification

## N-channel enhancement mode vertical D-MOS transistor

**BSS100** 

#### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	100	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	V
I <sub>D</sub>	drain current	DC value	-	250	mA
I <sub>DM</sub>	drain current	peak value	-	1	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	-	830	mW
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>i</sub>	junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th i-a</sub>	from junction to ambient	150	K/W
,	(note 1)		

#### Note

 Transistor mounted on a printed circuit board, maximum lead length 4 mm, mounting pad for the drain lead 10 mm².

April 1995 569

**BSS100** 


#### **CHARACTERISTICS**


 $T_i = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A$ $V_{GS} = 0$	100	-	-	٧
I <sub>DSS</sub>	drain-source leakage current	V <sub>DS</sub> = 60 V V <sub>GS</sub> = 0	-	-	10	nA
±l <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}$ $V_{DS} = 0$	-	-	10	nA
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	0.8	-	2.8	٧
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 120 mA V <sub>GS</sub> = 10 V	-	3	6	Ω
IY <sub>fs</sub> I	transfer admittance	l <sub>D</sub> = 120 mA V <sub>DS</sub> = 25 V	80	140	-	mS
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 V$ $V_{GS} = 0$ $f = 1 MHz$	-	24	40	pF
C <sub>oss</sub>	output capacitance	$V_{DS} = 25 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	_	15	25	pF
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 25 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	-	4	10	pF
Switching ti	mes (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$I_D = 200 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	4	10	ns
t <sub>off</sub>	turn-off time	I <sub>D</sub> = 200 mA V <sub>DD</sub> = 50 V V <sub>GS</sub> = 0 to 10 V	-	10	20	ns

April 1995 570

**BSS100** 





**BSS110** 

#### **FEATURES**

- · Low threshold voltage
- Direct interface to C-MOS, TTL, etc.
- · High speed switching
- · No secondary breakdown.

#### **APPLICATIONS**


 Intended for use as a Line current interruptor in telephone sets and for applications in relay, high speed and line transformer drivers.

#### **DESCRIPTION**

P-channel enhancement mode vertical D-MOS transistor in a TO-92 variant package.

#### **PINNING - TO-92 variant**

PIN	SYMBOL	DESCRIPTION
1	s	source
2	g	gate
3	d	drain



CAUTION	
The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.	

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		-	-50	V
V <sub>GSO</sub>	gate-source voltage (DC)	open drain		±20	٧
V <sub>GSth</sub>	gate-source threshold voltage	$I_D = -1 \text{ mA}; V_{DS} = V_{GS}$	-0.8	-2	V
I <sub>D</sub>	drain current (DC)		_	-170	mA
R <sub>DSon</sub>	drain-source on-state resistance	$I_D = -170 \text{ mA}; V_{GS} = -10 \text{ V}$	-	10	Ω
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	_	830	mW

1995 Apr 07 572

BSS110

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		_	-50	V
$V_{GSO}$	gate-source voltage (DC)	open drain	_	±20	V
$I_D$	drain current (DC)		_	-170	mA
I <sub>DM</sub>	peak drain current		<u> </u>	-520	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C; note 1	_	830	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		_	150	°C

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient	note 1	150	K/W

#### Note to the "Limiting values" and "Thermal characteristics"


1. Device mounted on a printed-circuit board, maximum lead length 4 mm.


#### **CHARACTERISTICS**


 $T_j = 25$  °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0$ ; $I_D = -10 \mu A$	-50	-	_	V
$V_{GSth}$	gate-source threshold voltage	$V_{DS} = V_{GS}$ ; $I_D = -1$ mA	-0.8	_	-2	٧
I <sub>DSS</sub>	drain-source leakage current	$V_{GS} = 0; V_{DS} = -40 \text{ V}$	_	-	-100	nA
		$V_{GS} = 0; V_{DS} = -50 \text{ V}$	_	-	-10	μА
		$V_{GS} = 0$ ; $V_{DS} = -50 \text{ V}$ ; $T_j = 125 \text{ °C}$	_	-	-60	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{DS} = 0; V_{GS} = \pm 20 \text{ V}$	-	-	±10	nA
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = -10 \text{ V}; I_D = -170 \text{ mA}$	-	-	10	Ω
y <sub>fs</sub>	forward transfer admittance	$V_{DS} = -25 \text{ V}; I_D = -170 \text{ mA}$	50	-	_	mS
C <sub>iss</sub>	input capacitance	$V_{GS} = 0$ ; $V_{DS} = -25 \text{ V}$ ; $f = 1 \text{ MHz}$	<b> </b>	25	45	pF
Coss	output capacitance	$V_{GS} = 0$ ; $V_{DS} = -25 \text{ V}$ ; $f = 1 \text{ MHz}$	[-	15	25	pF
C <sub>rss</sub>	reverse transfer capacitance	$V_{GS} = 0$ ; $V_{DS} = -25 \text{ V}$ ; $f = 1 \text{ MHz}$	-	3.5	12	pF
Switching t	imes (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$V_{GS} = 0 \text{ to } -10 \text{ V}; V_{DD} = -40 \text{ V};$ $I_D = -200 \text{ mA}$	_	3	_	ns
t <sub>off</sub>	turn-off time	$V_{GS} = -10 \text{ to } 0 \text{ V}; V_{DD} = -40 \text{ V};$ $I_D = -200 \text{ mA}$	_	7	_	ns

**BSS110** 











**BSS110** 










Fig.8 Typical transfer characteristics.




**BSS110** 



$$k = \frac{V_{GSth} \text{ at } T_j}{V_{GSth} \text{ at } 25^{\circ}\text{C}}$$

 $I_D = -1 \text{ mA}; V_{DS} = V_{GS}.$ 


Fig.10 Temperature coefficient of gate-source threshold voltage.



$$k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25 \text{ °C}}$$

- (1)  $I_D = -170 \text{ mA}$ ;  $V_{GS} = -10 \text{ V}$ .
- (2)  $I_D = -20 \text{ mA}$ ;  $V_{GS} = -2.4 \text{ V}$ .

Fig.11 Temperature coefficient of drain-source on-state resistance.



T<sub>amb</sub> = 25 °C.

Fig.12 Thermal resistance from junction to ambient as a function of pulse time; typical values.

#### **Philips Semiconductors**

Data sheet			
status Product specification			
date of issue April 1995			

## **BSS123**N-channel enhancement mode vertical D-MOS transistor

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### DESCRIPTION

N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.


#### **PINNING - SOT23**

PIN	DESCRIPTION	
1	gate	
2	source	
3	drain	

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		100	V
I <sub>D</sub>	drain current	DC value	150	mA
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 120 mA V <sub>GS</sub> = 10 V	6	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	2.8	٧

#### PIN CONFIGURATION



**BSS123** 

#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	100	V
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	٧
l <sub>D</sub>	drain current	DC value	<u> </u>	150	mA
I <sub>DM</sub>	drain current	peak value	_	600	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	_	250	mW
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>i</sub>	junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER VALUE		UNIT
R <sub>th j-a</sub>			K/W
	(note 1)		

#### Note

1. Device mounted on a FR4 printboard.


**BSS123** 


#### **CHARACTERISTICS**

T<sub>i</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A$ $V_{GS} = 0$	100	-	-	V
I <sub>DSS</sub>	drain-source leakage current	V <sub>DS</sub> = 60 V V <sub>GS</sub> = 0	-	-	10	nA
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}$ $V_{DS} = 0$	-	-	10	nA
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	0.8	-	2.8	٧
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 120 mA V <sub>GS</sub> = 10 V	-	3	6	Ω
Y <sub>fs</sub>	transfer admittance	I <sub>D</sub> = 120 mA V <sub>DS</sub> = 25 V	80	140	-	mS
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 V$ $V_{GS} = 0$ $f = 1 MHz$	-	24	40	pF
C <sub>oss</sub>	output capacitance	$V_{DS} = 25 V$ $V_{GS} = 0$ $f = 1 MHz$	-	15	25	pF
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 25 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	-	4	10	pF
Switching ti	mes (see Figs 2 and 3)			*		
t <sub>on</sub>	turn-on time	$I_D = 200 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	4	10	ns
t <sub>off</sub>	turn-off time	$I_D = 200 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	10	20	ns

**BSS123** 





**BSS131** 

#### **DESCRIPTION**


N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope. Intended for use in general purpose and high-speed switching applications, such as relays, multiplexers, choppers and line transformer drivers.

#### **PINNING - SOT23**

PIN	DESCRIPTION
1	gate
2	source
3	drain

#### **QUICK REFERENCE DATA**

SYMBOL	DL PARAMETER		UNIT
$V_{DS}$	drain-source voltage (DC)	240	٧
V <sub>GSth</sub>	gate-source threshold voltage	2.8	V
l <sub>D</sub>	drain current (DC)	100	mA
R <sub>DSon</sub>	drain-source on-state resistance	16	Ω



## N-channel enhancement mode vertical D-MOS FET

**BSS131** 

#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	240	V
V <sub>GSO</sub>	gate-source voltage	open drain I <sub>D</sub> = 0	-	20	V
lD	drain current	average value	-	100	mA
I <sub>DM</sub>	drain current	peak value	-	400	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C	-	360	mW
T <sub>stg</sub>	storage temperature range		-55	150	°C
T <sub>i</sub>	junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT	
R <sub>th j-a</sub>	from junction to ambient	350	K/W	




Fig.2 Total power dissipation as a function of ambient temperature.

Philips Semiconductors Product specification

## N-channel enhancement mode vertical D-MOS FET

**BSS131** 

#### **CHARACTERISTICS**

T<sub>i</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	V <sub>GS</sub> = 0 I <sub>D</sub> = 250 μA	240	-	-	V
IDSS	drain-source leakage current	V <sub>GS</sub> = 0 V <sub>DS</sub> = 130 V	-	-	30	nA
		V <sub>GS</sub> = 0 V <sub>DS</sub> = 240 V	-	-	15	μА
		$V_{GS} = 0$ $V_{DS} = 240 \text{ V}$ $T_j = 125 \text{ °C}$	-	-	60	μА
lgss	gate-source leakage current	V <sub>DS</sub> = 0 V <sub>GS</sub> = 20 V	-	-	10	nA
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{DS} = V_{GS}$	0.8	-	2.8	V
R <sub>DS(on)</sub>	drain-source on resistance	V <sub>GS</sub> = 10 V I <sub>D</sub> = 100 mA	-	-	16	Ω
Y <sub>fs</sub>	transfer admittance	$V_{DS} = 25 \text{ V}$ $I_{D} = 100 \text{ mA}$ $f = 1 \text{ kHz}$	60	100	-	mS
C <sub>iss</sub>	input capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0 f = 1 MHz	-	20	-	pF
Coss	output capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0 f = 1 MHz	-	6	-	pF
C <sub>rss</sub>	feedback capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0 f = 1 MHz	-	2.5	-	pF
t <sub>on</sub>	turn-on time	V <sub>CC</sub> = 30 V I <sub>D</sub> = 0.28 A V <sub>GS</sub> = 0-5 V	-	20	-	ns
t <sub>off</sub>	turn-off time	V <sub>CC</sub> = 30 V I <sub>D</sub> = 0.28 A V <sub>GS</sub> = 0-5 V	-	40	-	ns

**Product specification** 

## N-channel enhancement mode vertical D-MOS transistor

**BSS138** 

#### **FEATURES**

- · Low threshold voltage
- · CMOS compatible
- · Low on-resistance.

#### **DESCRIPTION**


N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope. Intended for use in general purpose and high-speed switching applications, such as relays, multiplexers, choppers and line transformer drivers.

#### **PINNING - SOT23**

PIN	DESCRIPTION
1	source
2	gate
3	drain

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)	50	٧
V <sub>GSth</sub>	gate-source threshold voltage	1.5	٧
ID	drain current (DC)	200	mA
R <sub>DSon</sub>	drain-source on-state resistance	3.5	Ω



Philips Semiconductors Product specification

## N-channel enhancement mode vertical D-MOS FET

**BSS138** 


#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage		-	50	V
V <sub>GSO</sub>	gate-source voltage	open drain I <sub>D</sub> = 0	-	20	V
l <sub>D</sub>	drain current	average value	-	200	mA
I <sub>DM</sub>	drain current	peak value	-	800	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C	-	360	mW
T <sub>stg</sub>	storage temperature range		-55	150	°C
Tj	junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient	350	K/W



April 1995 585

## N-channel enhancement mode vertical D-MOS FET

**BSS138** 

#### **CHARACTERISTICS**

 $T_i = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	V <sub>GS</sub> = 0 I <sub>D</sub> = 250 μA	50	-	-	V
I <sub>DSS</sub>	drain-source leakage current	V <sub>GS</sub> = 0 V <sub>DS</sub> = 25 V	-	-	0.1	μА
		$V_{GS} = 0$ $V_{DS} = 50 \text{ V}$	-	-	0.5	μА
		$V_{GS} = 0$ $V_{DS} = 50 \text{ V}$ $T_j = 125 ^{\circ}\text{C}$	-	-	5	μА
lgss	gate-source leakage current	$V_{DS} = 0$ $V_{GS} = 20 \text{ V}$	-	-	0.1	μА
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{DS} = V_{GS}$	0.5	-	1.5	V
R <sub>DS(on)</sub>	drain-source on resistance	$V_{GS} = 5 \text{ V}$ $I_D = 200 \text{ mA}$	-	2	3.5	Ω
Y <sub>fs</sub>	transfer admittance	$V_{DS} = 25 \text{ V}$ $I_{D} = 200 \text{ mA}$ $f = 1 \text{ kHz}$	100	200	-	mS
C <sub>iss</sub>	input capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0 f = 1 MHz	-	40	-	pF
C <sub>oss</sub>	output capacitance	$V_{DS} = 25 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	-	12	-	pF
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 25 V$ $V_{GS} = 0$ f = 1 MHz	-	5	-	pF
t <sub>on</sub>	turn-on time	$V_{CC} = 30 \text{ V}$ $I_D = 0.28 \text{ A}$ $V_{GS} = 0/5 \text{ V}$	-	16	-	ns
t <sub>off</sub>	turn-off time	V <sub>CC</sub> = 30 V I <sub>D</sub> = 0.28 A V <sub>GS</sub> = 0/5 V	-	40	-	ns

#### **Philips Semiconductors**

cification

# **BSS192**P-channel enhancement mode vertical D-MOS transistor

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- No secondary breakdown.

#### **DESCRIPTION**

P-channel enhancement mode vertical D-MOS transistor in a SOT89 envelope, intended for use in relay, high-speed and line transformer drivers, and as a line current interruptor in telephony applications.


#### **PINNING - SOT89**

PIN	DESCRIPTION
1	source
2	gate
3	drain

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
-V <sub>DS</sub>	drain-source voltage		200	٧
-I <sub>D</sub>	drain current	DC value	150	mA
R <sub>DS(on)</sub>	drain-source on-resistance	-I <sub>D</sub> = 100 mA -V <sub>GS</sub> = 10 V	20	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage	$-I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	2.8	٧

#### **PIN CONFIGURATION**



Product specification

## P-channel enhancement mode vertical D-MOS transistor

**BSS192** 

#### **LIMITING VALUES**

Philips Semiconductors

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
-V <sub>DS</sub>	drain-source voltage		_	200	V
±V <sub>GSO</sub>	gate-source voltage	open drain	_	20	V
-I <sub>D</sub>	drain current	DC value		150	mA
-I <sub>DM</sub>	drain current	peak value	_	600	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	1	W
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>j</sub>	junction temperature		_	150	°C

#### Note

1. Transistor mounted on a ceramic substrate, area 2.5 cm², thickness 0.7 mm.

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient (note 1)	125	K/W

#### Note

 Transistor mounted on a ceramic substrate, area 2.5 cm², thickness 0.7 mm.

July 1993 588

Philips Semiconductors Product specification

## P-channel enhancement mode vertical D-MOS transistor

**BSS192** 


#### **CHARACTERISTICS**


T<sub>i</sub> = 25 °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
-V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$-I_D = 10 \mu A$ $V_{GS} = 0$	200	-	_	V
-I <sub>DSS</sub>	drain-source leakage current	$-V_{DS} = 60 \text{ V}$ $V_{GS} = 0$	-	_	0.2	μА
		$-V_{DS} = 200 \text{ V}$ $-V_{GS} = 0.2 \text{ V}$	-	0.1	60	μА
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V}$ $V_{DS} = 0$	-	_	100	nA
-V <sub>GS(th)</sub>	gate-source threshold voltage	$-I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	0.8	_	2.8	V
R <sub>DS(on)</sub>	drain-source on-resistance	$-I_D = 100 \text{ mA}$ $-V_{GS} = 10 \text{ V}$	-	10	20	Ω
$ Y_{fs} $	transfer admittance	$-I_D = 200 \text{ mA}$ $-V_{DS} = 25 \text{ V}$	60	200		mS
C <sub>iss</sub>	input capacitance	$-V_{DS} = 25 V$ $V_{GS} = 0$ $f = 1 MHz$	-	55	90	pF
C <sub>oss</sub>	output capacitance	$-V_{DS} = 25 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	-	20	30	pF
C <sub>rss</sub>	feedback capacitance	$-V_{DS} = 25 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	_	5	15	pF
Switching ti	imes (see Figs 2 and 3)	-				L
ton	turn-on time	$-I_D = 250 \text{ mA}$ $-V_{DD} = 50 \text{ V}$ $-V_{GS} = 0 \text{ to } 10 \text{ V}$	-	5	10	ns
t <sub>off</sub>	turn-off time	$-I_D = 250 \text{ mA}$ $-V_{DD} = 50 \text{ V}$ $-V_{GS} = 0 \text{ to } 10 \text{ V}$	-	20	30	ns


July 1993 589

#### **BSS192**









July 1993 590

Fig.4 Power derating curve.

**BSS192** 




Fig.6 Typical transfer characteristic;  $-V_{DS} = 10 \text{ V}; T_i = 25 \text{ °C}.$ 




Fig.7 Typical on-resistance as a function of drain current;  $T_i = 25$  °C.




Fig.8 Typical capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ; f = 1 MHz;  $T_i = 25$  °C.




Fig.9 Temperature coefficient of drain-source on-resistance;  $k = \frac{R_{DS(on)} \ at \ T_j}{R_{DS(on)} \ at \ 25 \ ^{\circ}C}$ ; typical R<sub>DS(on)</sub> at -200 mA/-10 V.

**BSS192** 




Fig.10 Temperature coefficient of gate-source threshold voltage;  $k = \frac{-V_{GS(th)}}{-V_{GS(th)}} \frac{at}{at} \frac{T_j}{2}$ ; typical  $V_{GS(th)}$  at -1 mA.

#### N-CHANNEL VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

#### Features:

- Very low R<sub>DSon</sub>
- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- No second breakdown

#### QUICK REFERENCE DATA

Drain-source voltage	$v_{DS}$	max.	80	V
Gate-source voltage (open drain)	$V_{GSO}$	max.	20	٧
Drain current (DC)	ID	max.	0.5	Α
Total power dissipation up to T <sub>amb</sub> = 25 °C	$P_{tot}$	max.	1	W
Drain-source ON-resistance	_	typ.	2	Ω
$I_D = 500 \text{ mA}; V_{GS} = 10 \text{ V}$	RDSon	max.	4	Ω

#### **MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-92 variant.

# Pinning: 1 = source 2 = gate 3 = drain 9 4,2 max 12,7min 0,49 max 7270994.2

diameter within 2,5 max is uncontrolled

Note: Various pinout configurations available.

RATINGS				
Limiting values in accordance with the Absolute Maximum System (	IEC 134)			
Drain-source voltage	$V_{DS}$	max.	80	V
Gate-source voltage (open drain)	$v_{GSO}$	max.	20	٧
Drain current (DC)	ID	max.	0.5	Α
Drain current (peak)	IDM	max.	1.0	Α
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1)	P <sub>tot</sub>	max.	1	W
Storage temperature range	$T_{stg}$	65 to +	150	оС
Junction temperature	$T_{j}$	max.	150	оС
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	125	K/W
CHARACTERISTICS				
T <sub>i</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage	V		00	.,
$I_D = 10 \mu\text{A}; V_{GS} = 0$	V <sub>(BR)DS</sub>	min.	80	V
Drain-source leakage current V <sub>DS</sub> = 60 V; V <sub>GS</sub> = 0	DSS	max.	1	μΑ
Gate-source leakage current $V_{GS} = 20 \text{ V}; V_{DS} = 0$	IGSS	max,	100	nΔ
Gate threshold voltage	'G55			
ID = 1 mA; VDS = VGS	V <sub>GS(th)</sub>	min. max.	1.5 3.5	
Drain-source ON-resistance (see Fig. 4)		murc.		
$I_D = 500 \text{ mA}$ ; $V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	typ.	2.0 4.0	
	200//	max.	4.0	22
Transfer admittance I <sub>D</sub> = 500 mA; V <sub>DS</sub> = 15 V	yfs	typ.	300	mS
Input capacitance at f = 1 MHz	•	typ	45	, ,,E
$V_{DS} = 10 \text{ V}; V_{GS} = 0$	Cis	typ. max.	60	•
Output capacitance at f = 1 MHz V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	Cos	typ.		pF
Feedback capacitance at f = 1 MHz	Oos	max.	45	pF
V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	C <sub>rs</sub>	typ.	8	pF
Switching times (see Figs 2 and 3)	13	max.		pF
$I_D = 500 \text{ mA}; V_{DS} = 50 \text{ V}; V_{GS} = 0 \text{ to } 10 \text{ V}$	<sup>t</sup> on <sup>t</sup> off	max. max.	10 15	

#### Note

<sup>1.</sup> Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.




Fig. 2 Switching times test circuit.




Fig. 4  $T_i = 25$  °C; typical values.




Fig. 6  $T_j = 25$  °C; typical values.




Fig. 3 Input and output waveforms.




Fig. 5  $T_j = 25$  °C; typical values at  $V_{DS} = 10$  V.




Fig. 7 Power derating curve.




Fig. 8  $k = \frac{RDS \text{ on at } T_j}{RDS \text{ on at } 25 \text{ }^{\circ}\text{C}}$ ; typ. values at 500 mA/10 V.




Fig. 9  $k = \frac{VGS(th) \text{ at } T_j}{VGS(th) \text{ at } 25 \text{ °C}}$ ;  $V_{GS(th)}$ at 1 mA; typical values.




Fig. 10  $T_j$  = 25 °C;  $V_{GS}$  = 0; f = 1 MHz; typical values.

#### N-CHANNEL VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and designed for use in telephone ringer circuits and for application with relay, high-speed and line-transformer drivers.

#### Features:

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

#### QUICK REFERENCE DATA


Drain-source voltage	$v_{DS}$	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \le 2$ ms)	V <sub>DS(SM)</sub>	max.	100 V
Gate-source voltage (open drain)	$V_{GSO}$	max.	20 V
Drain current (DC)	ID	max.	300 mA
Total power dissipation up to T <sub>amb</sub> = 25 °C	$P_{tot}$	max.	0.83 W
Drain-source ON-resistance $I_D = 150 \text{ mA}$ ; $V_{GS} = 5 \text{ V}$	R <sub>DSon</sub>	typ.	7 Ω 10 Ω
Transfer admittance $I_D = 200 \text{ mA}$ ; $V_{DS} = 5 \text{ V}$	yfs	typ.	150 mS

#### **MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-92 variant.

#### Pinning:



Note: Various pinout configurations available.

RATINGS				
Limiting values in accordance with the Absolute Maximum System	(IEC 134)			
Drain-source voltage	V <sub>DS</sub>	max.	80	V
Drain-source voltage (non-repetitive peak; $t_p \le 2$ ms)	V <sub>DS</sub> (SM)	max.	100	٧
Gate-source voltage (open drain)	V <sub>GSO</sub>	max.	20	٧
Drain current (DC)	ID	max.	300	mΑ
Drain current (peak)	IDM	max.	600	mΑ
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1)	P <sub>tot</sub>	max.	0.83	W
Storage temperature range	T <sub>stg</sub>	-65 to +	150	oC
Junction temperature	Tj	max.	150	оС
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	= .	150	K/W
CHARACTERISTICS				
T <sub>j</sub> = 25 <sup>o</sup> C unless otherwise specified				
Drain-source breakdown voltage		_		
$I_D = 10  \mu A;  V_{GS} = 0$	V <sub>(BR)DS</sub>	min.	80	V
Drain-source leakage current VDS = 60 V; VGS = 0	IDSS	max.	1.0	μΑ
Gate-source leakage current V <sub>GS</sub> = 20 V; V <sub>DS</sub> = 0	I <sub>GSS</sub>	max.	100	nA
Gate threshold voltage $I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$	V <sub>GS(th)</sub>	min. max.	1.5 3.5	
Drain-source ON-resistance (see Fig. 4) $I_D = 150 \text{ mA}$ ; $V_{GS} = 5 \text{ V}$	R <sub>DSon</sub>	typ. max.		Ω
Transfer admittance $I_D = 200 \text{ mA}$ ; $V_{DS} = 5 \text{ V}$	y <sub>fs</sub>	typ.	150	mS
Input capacitance at f = 1 MHz V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	C <sub>is</sub>	typ. max.		pF pF
Output capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$	Cos	typ.	13	pF pF
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}$ ; $V_{GS} = 0$	C <sub>rs</sub>	typ.	3	pF pF
Switching times (see Figs 2 and 3) $I_D = 200 \text{ mA}$ ; $V_{DS} = 50 \text{ V}$ ; $V_{GS} = 0 \text{ to } 10 \text{ V}$	ton	typ. max.	4	ns ns

typ.

max.

toff

4 ns

10 ns

#### Note

<sup>1.</sup> Transistor mounted on printed circuit board, max. lead length 4 mm.




Fig. 2 Switching times test circuit.




Fig. 4  $T_j = 25$  °C; typical values.




Fig. 6  $T_i = 25$  °C; typical values.




Fig. 3 Input and output waveforms.




Fig. 5  $T_i = 25$  °C; typical values.




Fig. 7 Power derating curve.




Fig. 8  $k = \frac{RDS \text{ on at } T_j}{RDS \text{ on at } 25 \text{ °C}}$ ; typ. values at 150 mA/5 V.




Fig. 9  $k = \frac{VGS(th) \text{ at T}_j}{VGS(th) \text{ at 25 °C}}$ ; VGS(th) at 1 mA; typical values.




Fig. 10  $T_j = 25$  °C;  $V_{GS} = 0$ ; f = 1 MHz; typical values.

#### N-CHANNEL VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and designed for use as line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

#### Features:

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

#### QUICK REFERENCE DATA

Drain-source voltage	$v_{DS}$	max.	200 V
Gate-source voltage (open drain)	$v_{GSO}$	max.	20 V
Drain current (DC)	۱ <sub>D</sub>	max.	250 mA
Total power dissipation up to T <sub>amb</sub> = 25 °C	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 250 \text{ mA}$ ; $V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	typ. max.	6 Ω 12 Ω
Transfer admittance $I_D = 250 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$	y <sub>fs</sub>	typ.	250 mS


#### **MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-92 variant.

#### Pinning:

1 = source 2 = gate 3 = drain



Note: Various pinout configurations available.

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum Sys	tem (IEC 134)			
Drain-source voltage	V <sub>DS</sub>	max.	200	٧
Gate-source voltage (open drain)	V <sub>GSO</sub>	max.	20	٧
Drain current (DC)	ID	max.	250	mΑ
Drain current (peak)	IDM	max.	800	mΑ
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1)	P <sub>tot</sub>	max.	1	W
Storage temperature range	T <sub>stq</sub>	-65 to +	150	°C
Junction temperature	Tj	max.	150	оС
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	125	K/W
OUADACTERISTICS	,-			
CHARACTERISTICS				
T <sub>j</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage  ID = 100 µA; VGS = 0	V <sub>(BR)DS</sub>	min.	200	V
Drain-source leakage current	* (BK)D2		200	•
$V_{DS} = 160 \text{ V}; V_{GS} = 0$	IDSS	max.	10	μΑ
Gate-source leakage current	500			•
$V_{GS} = 20 \text{ V}; V_{DS} = 0$	IGSS	max.	100	nΑ
Gate threshold voltage			0.8	v
$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$	V <sub>GS(th)</sub>	min. max.	2.8	
Drain-source ON-resistance (see Fig. 4)				-
I <sub>D</sub> = 250 mA; V <sub>GS</sub> = 10 V	R <sub>DSon</sub>	typ.	_	Ω
Transfer admitter as	,	max.	12	22
Transfer admittance $I_D = 250 \text{ mA; } V_{DS} = 15 \text{ V}$	y <sub>fs</sub>	typ.	250	mS
Input capacitance at f = 1 MHz	17151	٠, ٢.		
V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	C <sub>is</sub>	typ.	70	
Output capacitance at f = 1 MHz		max.	90	•
$V_{DS} = 10 \text{ V}; V_{GS} = 0$	Cos	typ. max.		pF pF
Feedback capacitance at f = 1 MHz				•
$V_{DS} = 10 \text{ V}; V_{GS} = 0$	C <sub>rs</sub>	typ. max.		pF pF
Switching times (see Figs 2 and 3)				•
$I_D = 250 \text{ mA}$ ; $V_{DS} = 50 \text{ V}$ ; $V_{GS} = 0 \text{ to } 10 \text{ V}$	ton	typ.	4	ns
		max.	10	ns
	t <sub>off</sub>	typ.	15	ns
		max.	25	ns

#### Note

<sup>1.</sup> Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for collector lead min. 10 mm x 10 mm.




Fig. 2 Switching times test circuit.




Fig. 4  $T_j = 25$  °C; typical values.




Fig. 6  $T_j = 25$  °C; typical values.




Fig. 3 Input and output waveforms.




Fig. 5  $T_j = 25 \text{ }^{\circ}\text{C}; V_{DS} = 10 \text{ V}; \text{ typical values}.$ 




Fig. 7 Power derating curve.




Fig. 8  $k = \frac{RDS \text{ on at } T_j}{RDS \text{ on at } 25 \text{ °C}}$ ; at 400 mA/10 V; typical values.




Fig. 9  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at 25 °C}}$ ;  $V_{GS(th)} \text{ at 1 mA}$ ; typical values.




Fig. 10  $T_j = 25$  °C;  $V_{GS} = 0$ ; f = 1 MHz; typical values.

#### N-CHANNEL VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in TO-92 variant envelope and designed for use as line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

#### Features:

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown


#### **QUICK REFERENCE DATA**

Drain-source voltage	V <sub>DS</sub>	max.	180 V
Drain-source voltage (non-repetitive peak; $t_p \le 2$ ms)	V <sub>DS(SM)</sub>	max.	200 V
Gate-source voltage (open drain)	$v_{GSO}$	max.	20 V
Drain current (DC)	ID	max.	300 mA
Total power dissipation up to T <sub>amb</sub> = 25 °C	$P_{tot}$	max.	1 W
Drain-source ON-resistance $I_D = 15 \text{ mA}$ ; $V_{GS} = 3 \text{ V}$	R <sub>DSon</sub>	typ. max.	7 Ω 10 Ω
Transfer admittance I <sub>D</sub> = 300 mA; V <sub>DS</sub> = 15 V	y <sub>fs</sub>	typ.	250 mS

#### **MECHANICAL DATA**

Fig. 1 TO-92 variant.

#### Pinning:



is uncontrolled

Note: Various pinout configurations available.

Dimensions in mm

Drain-source voltage $V_{DS}$ max. 180 V Drain-source voltage (non-repetitive peak; $t_p \leqslant 2$ ms) $V_{DS}(SM)$ max. 200 V Gate source voltage (non-repetitive peak; $t_p \leqslant 2$ ms) $V_{DS}(SM)$ max. 200 V Gate source voltage (open drain) $V_{CSO}$ max. 20 V Drain current (DC) ID max. 300 mA Drain current (peak) ID max. 300 mA Total power dissipation up to $T_{amb} = 25 ^{\circ}\text{C}$ (note 1) Ptot max. 1 W Storage temperature range $T_{stg} = -65  \text{to} + 150 ^{\circ}\text{C}$ Junction temperature $T_{j} = -65  \text{to} + 150 ^{\circ}\text{C}$ Tig max. 150 °C THERMAL RESISTANCE  From junction to ambient (note 1) $T_{stg} = -65  \text{to} + 150 ^{\circ}\text{C}$ CHARACTERISTICS $T_{j} = 25 ^{\circ}\text{C}$ unless otherwise specified Drain-source breakdown voltage ID = 100 $\mu$ A; $V_{GS} = 0$ V $V_{GS} = 0$ IDSS max. 100 nA Gate source leakage current $V_{CS} = 120  \text{V}$ ; $V_{CS} = 0$ IGSS max. 100 nA Gate threshold voltage ID = 100 $\mu$ A; $V_{CS} = 0$ V $V_{CS} = 0$ RDSon max. 100 nA ID = 15 mA; $V_{CS} = 3  \text{V}$ RDS on $V_{CS} = 10  \text{V}$ RDS on $V_{CS} =$	RATINGS				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Limiting values in accordance with the Absolute Maximum	System (IEC 134)			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Drain-source voltage	V <sub>DS</sub>	max.	180	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Drain-source voltage (non-repetitive peak; $t_p \le 2$ ms)	V <sub>DS(SM)</sub>	max.	200	V
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate source voltage (open drain)		max.	20	٧
Total power dissipation up to $T_{amb} = 25$ °C (note 1) Ptot max. 1 W Storage temperature range Tstg $-65$ to $+150$ °C Junction temperature Tj max. 150 °C THERMAL RESISTANCE From junction to ambient (note 1) Rth j-a = 125 K/W CHARACTERISTICS Tj = 25 °C unless otherwise specified Drain-source breakdown voltage $I_D = 100  \mu\text{A}$ ; V $_S = 0$ V (BR)DS min. 180 V Drain-source leakage current V $_S = 120  \text{V}$ ; V $_S = 0$ I $_S = 120  \text{V}$ ; V $_S = 120  \text{V}$ ; V $_S = 120  \text{V}$ ; V $_S = 0$ I $_S = 1$	Drain current (DC)	1 <sub>D</sub>	max.	300	mΑ
Storage temperature range $T_{stg}$ $-65 \text{ to} + 150  ^{\circ}\text{C}$ Junction temperature $T_{j}$ max. $150  ^{\circ}\text{C}$ THERMAL RESISTANCE  From junction to ambient (note 1) $R_{th j-a}$ = $125  \text{K/W}$ CHARACTERISTICS $T_{j} = 25  ^{\circ}\text{C}$ unless otherwise specified Drain-source breakdown voltage $I_{D} = 100  \mu\text{A}$ ; $V_{GS} = 0$ $V_{BR}DS$ min. $180  \text{V}$ Drain-source leakage current $V_{DS} = 120  ^{\circ}\text{V}$ ; $V_{GS} = 0$ $V_{GS}DS$ max. $100  \text{nA}$ Gate-source leakage current $V_{GS} = 20  ^{\circ}\text{V}$ ; $V_{GS} = 0$ $V_{GS}DS$ max. $100  ^{\circ}\text{NA}$ Gate threshold voltage $V_{DS} = 100  ^{\circ}\text{M}$ ; $V_{DS} = V_{GS}$ $V_{GS}DS$ $V_{$	Drain current (peak)	IDM	max.	800	mΑ
Junction temperature $T_j$ max. $150~^{\circ}C$ THERMAL RESISTANCE  From junction to ambient (note 1) $R_{th~j-a} = 125~\text{K/W}$ CHARACTERISTICS $T_j = 25~^{\circ}C$ unless otherwise specified  Drain-source breakdown voltage $I_D = 100~\mu\text{A}; V_{GS} = 0$ $V_{(BR)DS}$ min. $180~^{\circ}V$ Drain-source leakage current $V_{DS} = 120~\text{V}; V_{GS} = 0$ $I_{DSS}$ max. $10~\mu\text{A}$ Gate-source leakage current $V_{GS} = 20~\text{V}; V_{DS} = 0$ $I_{GSS}$ max. $100~\text{nA}$ Gate threshold voltage $I_D = 100~\mu\text{A}; V_{DS} = V_{GS}$ $V_{GS}(th)$ min. $0.7~\text{V}$ max. $2.4~\text{V}$ Drain-source ON-resistance (see Fig. 4) $I_D = 15~\text{mA}; V_{GS} = 3~\text{V}$ $R_{DSon}$ typ. $7~\Omega$ max. $10~\Omega$ Transfer admittance $I_D = 300~\text{mA}; V_{DS} = 15~\text{V}$ $V_{SS} = 10~\text{V}$ Input capacitance at $f = 1~\text{MHz}$ $V_{DS} = 10~\text{V}; V_{GS} = 0$ $V_{SS} = 10~\text{V}$ Nos = $10~\text{V}; V_{GS} = 0$ $V_{SS} = 10~\text{V}$ Peedback capacitance at $f = 1~\text{MHz}$ $V_{DS} = 10~\text{V}; V_{GS} = 0$ $V_{SS} = 0$ $V_{SS$	Total power dissipation up to $T_{amb} = 25  {}^{\circ}C$ (note 1)	P <sub>tot</sub>	max.	1	W
THERMAL RESISTANCE From junction to ambient (note 1)  Rth j-a = 125 K/W  CHARACTERISTICS $T_j = 25  ^{\circ}\text{C}$ unless otherwise specified  Drain-source breakdown voltage $I_D = 100  \mu\text{A};  \text{V}_{\text{CS}} = 0$ V(BR)DS min. 180 V  Drain-source leakage current $V_{DS} = 120  \text{V};  \text{V}_{\text{CS}} = 0$ Gate-source leakage current $V_{GS} = 20  \text{V};  \text{V}_{\text{CS}} = 0$ In threshold voltage $I_D = 100  \mu\text{A};  \text{V}_{\text{DS}} = \text{V}_{\text{CS}}$ VGS(th)  Drain-source ON-resistance (see Fig. 4) $I_D = 15  \text{mA};  \text{V}_{\text{CS}} = 3  \text{V}$ RDSon  Transfer admittance $I_D = 300  \text{mA};  \text{V}_{\text{CS}} = 15  \text{V}$ Input capacitance at $f = 1  \text{MHz}$ $V_{DS} = 10  \text{V};  \text{V}_{\text{CS}} = 0$ Cos  Treedback capacitance at $f = 1  \text{MHz}$ $V_{DS} = 10  \text{V};  \text{V}_{\text{CS}} = 0$ Switching times (see Figs 2 and 3) $I_D = 300  \text{mA};  \text{V}_{\text{DS}} = 50  \text{V};  \text{V}_{\text{CS}} = 0 to 10  \text{V}$ to n  To not the first of	Storage temperature range	T <sub>stg</sub>	-65 to	150	oC
From junction to ambient (note 1) $R_{th \ j-a} = 125 \text{ K/W}$ $ \textbf{CHARACTERISTICS} $ $T_{j} = 25  ^{\circ}\text{C} \text{ unless otherwise specified} $ $Drain-source breakdown voltage $ $I_{D} = 100  \mu\text{A; V}_{GS} = 0 $ $V_{BR}DS $ $I_{DS} $ $I$	Junction temperature	Tj	max.	150	oC
CHARACTERISTICS $T_{j} = 25  ^{\circ}\text{C} \text{ unless otherwise specified}$ Drain-source breakdown voltage $I_{D} = 100  \mu\text{A; V}_{GS} = 0 \qquad \qquad V(\text{BR})\text{DS} \qquad \text{min.} \qquad 180  \text{V}$ Drain-source leakage current $V_{DS} = 120  \text{V; V}_{GS} = 0 \qquad \qquad I_{DSS} \qquad \text{max.} \qquad 100  \mu\text{A}$ Gate-source leakage current $V_{GS} = 20  \text{V; V}_{DS} = 0 \qquad \qquad I_{GSS} \qquad \text{max.} \qquad 100  \text{nA}$ Gate threshold voltage $I_{D} = 100  \mu\text{A; V}_{DS} = \text{V}_{GS} \qquad \qquad V_{GS}(\text{th}) \qquad \text{min.} \qquad 2.4  \text{V}$ Drain-source ON-resistance (see Fig. 4) $I_{D} = 15  \text{mA; V}_{GS} = 3  \text{V} \qquad \qquad R_{DSon} \qquad \text{typ.} \qquad 7  \Omega \\ I_{D} = 300  \text{mA; V}_{GS} = 10  \text{V} \qquad \qquad R_{DSon} \qquad \text{typ.} \qquad 6  \Omega$ Transfer admittance $I_{D} = 300  \text{mA; V}_{DS} = 15  \text{V} \qquad \qquad  V_{fs}  \qquad \text{typ.} \qquad 250  \text{mS}$ Input capacitance at f = 1 MHz $V_{DS} = 10  \text{V; V}_{GS} = 0 \qquad \qquad C_{is} \qquad \frac{\text{typ.}}{\text{max.}} \qquad \frac{50  \text{pF}}{\text{max.}} \qquad \frac{65  \text{pF}}{\text{Cos}}$ Qutput capacitance at f = 1 MHz $V_{DS} = 10  \text{V; V}_{GS} = 0 \qquad \qquad C_{os} \qquad \frac{\text{typ.}}{\text{max.}} \qquad \frac{60  \text{pF}}{\text{max.}} \qquad \frac{60  \text{pF}}$	THERMAL RESISTANCE				
$T_{j} = 25  ^{\circ}\text{C} \text{ unless otherwise specified}$ $Drain-source breakdown voltage \\ I_{D} = 100  \mu\text{A}; V_{GS} = 0 \qquad V_{(BR)DS} \qquad \text{min.} \qquad 180  \text{V}$ $Drain-source leakage current \\ V_{DS} = 120  \text{V}; V_{GS} = 0 \qquad I_{DSS} \qquad \text{max.} \qquad 10  \mu\text{A}$ $Gate-source leakage current \\ V_{GS} = 20  \text{V}; V_{DS} = 0 \qquad I_{GSS} \qquad \text{max.} \qquad 100  \text{nA}$ $Gate threshold voltage \\ I_{D} = 100  \mu\text{A}; V_{DS} = \text{V}_{GS} \qquad V_{GS(th)} \qquad \text{min.} \qquad 0.7  \text{V}$ $I_{D} = 15  \text{mA}; V_{GS} = 3  \text{V} \qquad R_{DSon} \qquad \text{typ.} \qquad 7  \Omega$ $I_{D} = 300  \text{mA}; V_{GS} = 3  \text{V} \qquad R_{DSon} \qquad \text{typ.} \qquad 6  \Omega$ $Transfer admittance \\ I_{D} = 300  \text{mA}; V_{DS} = 15  \text{V} \qquad  V_{fs}  \qquad \text{typ.} \qquad 250  \text{mS}$ $Input capacitance at f = 1  \text{MHz}$ $V_{DS} = 10  \text{V}; V_{GS} = 0 \qquad C_{is} \qquad \text{typ.} \qquad 50  \text{pF}$ $V_{DS} = 10  \text{V}; V_{GS} = 0 \qquad C_{OS} \qquad \text{typ.} \qquad 20  \text{pF}$ $V_{DS} = 10  \text{V}; V_{GS} = 0 \qquad C_{OS} \qquad \text{typ.} \qquad 30  \text{pF}$ $V_{DS} = 10  \text{V}; V_{GS} = 0 \qquad C_{rS} \qquad \text{typ.} \qquad 6  \text{pF}$ $V_{DS} = 10  \text{V}; V_{GS} = 0 \qquad C_{rS} \qquad \text{typ.} \qquad 6  \text{pF}$ $V_{DS} = 10  \text{V}; V_{GS} = 0 \qquad C_{rS} \qquad \text{typ.} \qquad 6  \text{pF}$ $V_{DS} = 10  \text{V}; V_{GS} = 0 \qquad C_{rS} \qquad \text{typ.} \qquad 6  \text{pF}$ $V_{DS} = 10  \text{V}; V_{GS} = 0 \qquad C_{rS} \qquad \text{typ.} \qquad 6  \text{pF}$ $V_{DS} = 10  \text{V}; V_{GS} = 0 \qquad C_{rS} \qquad \text{typ.} \qquad 6  \text{pF}$ $V_{DS} = 10  \text{V}; V_{GS} = 0 \qquad C_{rS} \qquad \text{typ.} \qquad 6  \text{pF}$ $V_{DS} = 10  \text{V}; V_{GS} = 0 \qquad C_{rS} \qquad \text{typ.} \qquad 6  \text{pF}$ $V_{DS} = 10  \text{V}; V_{GS} = 0 \qquad C_{rS} \qquad \text{typ.} \qquad 6  \text{pF}$ $V_{DS} = 10  \text{V}; V_{GS} = 0 \qquad C_{rS} \qquad \text{typ.} \qquad 6  \text{pF}$ $V_{DS} = 10  \text{V}; V_{GS} = 0 \qquad C_{rS} \qquad \text{typ.} \qquad 6  \text{pF}$ $V_{DS} = 10  \text{V}; V_{GS} = 0 \qquad C_{rS} \qquad \text{typ.} \qquad 6  \text{pF}$ $V_{DS} = 10  \text{V}; V_{SS} = 0  \text{typ.} \qquad 6  \text{pF}$ $V_{DS} = 10  \text{V}; V_{SS} = 0 \qquad C_{rS} \qquad \text{typ.} \qquad 6  \text{pF}$ $V_{DS} = 10  \text{V}; V_{SS} = 0 \qquad C_{rS} \qquad \text{typ.} \qquad 6  \text{pF}$ $V_{DS} = 10  \text{V}; V_{SS} = 0 \qquad C_{rS} \qquad \text{typ.} \qquad 6  \text{pF}$ $V_{DS} = 10  \text{V}; V_{SS} = 0 \qquad C_{rS} \qquad \text{typ.} \qquad 10  \text{pF}$ $V_{DS} = 10  \text{V}; V_{DS} = 10  V$	From junction to ambient (note 1)	R <sub>th j-a</sub>	=	125	K/W
Drain-source breakdown voltage $I_D = 100 \mu A;  V_{GS} = 0 \qquad V_{(BR)DS} \qquad \text{min.} \qquad 180  V$ Drain-source leakage current $V_{DS} = 120  V;  V_{GS} = 0 \qquad I_{DSS} \qquad \text{max.} \qquad 10  \mu A$ Gate-source leakage current $V_{GS} = 20  V;  V_{DS} = 0 \qquad I_{GSS} \qquad \text{max.} \qquad 100  \text{nA}$ Gate threshold voltage $I_D = 100  \mu A;  V_{DS} = V_{GS} \qquad V_{GS(th)} \qquad \text{min.} \qquad 0.7  V_{MS} = 100  \text{max.} \qquad 100  \text{nA}$ Drain-source ON-resistance (see Fig. 4) $I_D = 15  \text{mA};  V_{GS} = 3  V \qquad \qquad R_{DSon} \qquad \text{typ.} \qquad 7  \Omega_{MS} = 10  \Omega_{MS} = 10  V \qquad R_{DSon} = 100  \Omega_{MS} = 1000  \Omega_{MS} = 1000  \Omega_{MS} = 1000  \Omega_{MS} = 1000  \Omega_{MS} = 10000  \Omega_{MS} = 10000  \Omega_{MS} = 10000  \Omega_{MS} = 10000 $	CHARACTERISTICS				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$T_j = 25$ °C unless otherwise specified				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	<u> </u>	V <sub>(BR)DS</sub>	min.	180	V
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	<del>_</del>	IDSS	max.	10	μΑ
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	•	GSS	max.	100	nA
$\begin{array}{cccccccccccccccccccccccccccccccccccc$		V <sub>GS(th)</sub>			-
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	· · · · · · · · · · · · · · · · · · ·	R <sub>DSon</sub>		-	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	I <sub>D</sub> = 300 mA; V <sub>GS</sub> = 10 V	R <sub>DSon</sub>			
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$I_D = 300 \text{ mA}; V_{DS} = 15 \text{ V}$	yfs	typ.	250	mS
Output capacitance at f = 1 MHz $V_{DS} = 10 \text{ V; } V_{GS} = 0 $ $V_{DS} = 10 \text{ V; } V_{GS} = 0 $ $V_{DS} = 10 \text{ V; } V_{GS} = 0 $ $V_{DS} = 10 \text{ V; } V_{GS} = 0 $ $V_{DS} = 10 \text{ V; } V_{GS} = 0 $ $V_{DS} = 10 \text{ V; } V_{GS} = 0 $ $V_{DS} = 10 \text{ V; } V_{GS} = 0 $ $V_{DS} = 10 \text{ V; } V_{CS} = 0 $	$V_{DS} = 10 \text{ V}; V_{GS} = 0$	c <sub>is</sub>	· ·		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$V_{DS} = 10 \text{ V}; V_{GS} = 0$	Cos		20	pF
$I_D = 300 \text{ mA}; V_{DS} = 50 \text{ V}; V_{GS} = 0 \text{ to } 10 \text{ V}$ $t_{on}$ max. 10 ns	$V_{DS} = 10 V; V_{GS} = 0$	C <sub>rs</sub>	typ.	6	pF

#### Note

<sup>1.</sup> Transistor mounted on printed circuit board, max. lead length 4 mm, mounting pad for drain lead min. 10 mm x 10 mm.




Fig. 2 Switching times test circuit.




Fig. 4  $T_i = 25$  °C; typical values.




Fig. 6  $T_j = 25$  °C; typical values.




Fig. 3 Input and output waveforms.




Fig. 5  $T_j$  = 25  $^{o}$ C;  $V_{DS}$  = 10 V; typ. values.




Fig. 7 Power derating curve.




Fig. 8 k =  $\frac{R_{DS \text{ on at } T_j}}{R_{DS \text{ on at 25 °C}}}$ ; typical values.




Fig. 9  $k = \frac{VGS(th) \text{ at T}_j}{VGS(th) \text{ at 25 °C}}$ ; VGS(th) at 0,1 mA; typical values.




Fig. 10  $T_j$  = 25 °C;  $V_{GS}$  = 0; f = 1 MHz; typical values.

#### HIGH-VOLTAGE N-CHANNEL VERTICAL D-MOS TRANSISTOR

High-voltage N-channel vertical D-MOS transistor in plastic TO-126 envelope and intended for use in relay, high-speed and line-transformer drivers.

#### Features:

- Direct interface to C-MOS, TTL, etc.
- High-speed switching, low power switching losses
- No second breakdown

#### QUICK REFERENCE DATA

Drain-source voltage	$v_{DS}$	max.	450 V
Drain-source voltage (non-repetitive peak; $t_p \le 50 \mu s$ )	V <sub>DS(SM)</sub>	max.	525 V
Gate-source voltage (open drain)	$v_{GSO}$	max.	20 V
Drain current (d.c.)	۱ <sub>D</sub>	max.	0,75 A
Total power dissipation up to $T_{mb} = 75  {}^{\circ}\text{C}$	P <sub>tot</sub>	max.	15 W
Drain-source ON-resistance I <sub>D</sub> = 500 mA; V <sub>GS</sub> = 10 V	R <sub>DSon</sub>	typ.	15 Ω
Transfer admittance I <sub>D</sub> = 250 mA; V <sub>DS</sub> = 20 V	y <sub>fs</sub>	typ.	400 mS

#### **MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-126.

Drain connected to mounting base.


#### Pinning;

1 = source

2 = drain

3 = gate





(1) Lead dimensions uncontrolled under this zone

RATINGS				
Limiting values in accordance with the Absolute Maximum Syst	em (IEC 134)			
Drain-source voltage	$v_{DS}$	max.	450	٧
Drain-source voltage (non-repetitive peak; $t_p \le 50 \mu s$ )	V <sub>DS</sub> (SM)	max.	525	٧
Gate-source voltage (open drain)	$v_{GSO}$	max.	20	V
Drain current (d.c.)	1 <sub>D</sub>	max.	0,75	Α
Drain current (peak)	IDM	max.	1,5	Α
Total power dissipation up to $T_{mb} = 75$ °C	P <sub>tot</sub>	max.	15	w
Storage temperature	$T_{stg}$	-65 to	+ 150	oC
Junction temperature	Тј	max.	150	οС
THERMAL RESISTANCE				
From junction to ambient	R <sub>th i-a</sub>		100	K/W
From junction to mounting base	R <sub>th j-mb</sub>		5	K/W
CHARACTERISTICS				
T <sub>i</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage $I_D = 100 \mu A$ ; $V_{GS} = 0$	V <sub>(BR)DS</sub>	>	450	V
Drain-source leakage current V <sub>DS</sub> = 350 V; V <sub>GS</sub> = 0	DSS	<	25	μΑ
Gate-source leakage current V <sub>GS</sub> = 20 V; V <sub>DS</sub> = 0	I <sub>GSS</sub>	<	100	nA
Gate-source cut-off voltage $I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$	V <sub>(P)GS</sub>	>	2,0 4,0	
Drain-source ON-resistance (see Fig. 4)  ID = 100 mA; VGS = 10 V	R <sub>DSon</sub>	typ.	10 14	Ω
$I_D = 500 \text{ mA}; V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	typ.	15	
Transfer admittance $I_D = 250 \text{ mA; } V_{DS} = 20 \text{ V}$	Yfs	typ.	400	mS
Input capacitance at f = 1 MHz V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	C <sub>is</sub>	typ.	75 100	pF nF
Output capacitance at f = 1 MHz V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	Cos	typ.	25	pF pF
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$	C <sub>rs</sub>	typ.	3	pF pF
Switching times (see Figs 2 and 3)				•
$I_D = 100 \text{ mA}; V_{DS} = 200 \text{ V}; V_{GS} = 0 \text{ to } 10 \text{ V}$	<sup>t</sup> on	<	10	
	<sup>t</sup> off	<	100	ns




Fig. 2 Switching times test circuit.




Fig. 4  $T_j = 25$  °C; typical values.




Fig. 6  $T_i = 25$  °C; typical values.




Fig. 3 Input and output waveforms.




Fig. 5  $T_j = 25 \text{ }^{\circ}\text{C}; V_{DS} = 20 \text{ V}; \text{ typical values.}$ 




Fig. 7 Power derating curve.




Fig. 8  $k = \frac{R_{DS \text{ on at } T_j}}{R_{DS \text{ on at } 25 \text{ °C}}}$ ; typical values.




Fig. 9  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \text{ °C}}$ ;  $V_{GS(th)}$  at 1 mA; typical values.




Fig. 10  $T_j$  = 25 °C;  $V_{GS}$  = 0; f = 1 MHz; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in SOT89 envelope and designed for use as Surface Mounted Device (SMD) in thin and thick-film circuits for application with relay, high-speed and line-transformer drivers.

## **Features**

- Low R<sub>DS</sub> on
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

## QUICK REFERENCE DATA

Drain-source voltage	V <sub>DS</sub>	max.	80 V
Gate-source voltage (open drain)	±V <sub>GSO</sub>	max.	20 V
Drain current (DC)	۱ <sub>D</sub>	max.	0.5 A
Total power dissipation up to T <sub>amb</sub> = 25 °C	$P_{tot}$	max.	1 W
Drain-source ON-resistance I <sub>D</sub> = 500 mA; V <sub>GS</sub> = 10 V	R <sub>DSon</sub>	typ. max.	2.0 Ω 4.0 Ω
Transfer admittance $I_D = 500 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$	y <sub>fs</sub>	typ.	300 mS

## **MECHANICAL DATA**

Fig.1 SOT89.

## **Pinning**


1 = source

2 = gate

3 = drain



Marking: KM



**BOTTOM VIEW** 

Dimensions in mm

RATINGS			
Limiting values in accordance with the Absolute Maximum System (IEC 1	134)		
Drain-source voltage V <sub>DS</sub>	s max.	80	V
Gate-source voltage (open drain) ±VGS	SO max.	20	٧
Drain current (DC)	max.	0.5	Α
Drain current (peak) I <sub>DM</sub>	max.	1.0	Α
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1) P <sub>tot</sub>	max.	1	W
Storage temperature range T <sub>stg</sub>	-65 to	o + 150	оС
Junction temperature T <sub>j</sub>	max.	150	oC
THERMAL RESISTANCE			
From junction to ambient (note 1) Rth	j-a =	125	K/W
CHARACTERISTICS			
T <sub>j</sub> = 25 <sup>o</sup> C unless otherwise specified			
Drain-source breakdown voltage $I_D$ = 10 $\mu$ A; $V_{GS}$ = 0 $V_{(B)}$	R)DSS <sup>min</sup> .	80	V
Drain-source leakage current $V_{DS} = 60 \text{ V}; V_{GS} = 0$	s max.	1	μА
Gate-source leakage current $V_{GS} = 20 \text{ V}; V_{DS} = 0$	s <sup>max</sup> .	100	nA
Gate threshold voltage $I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$ $V_{GS}$	min. S(th) max.	1.5 3.5	
Drain-source ON-resistance ID = 500 mA; VGS = 10 V	typ. Son max.	2.0 3.0	
Transfer admittance $I_D = 500 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$ $ y_{fs} $	typ.	300	mS
Input capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$ $C_{iss}$			pF pF
Output capacitance at f = 1 MHz  VDS = 10 V; VGS = 0  Coss		30	pF pF
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$ $C_{rss}$		8	pF
Switching times (see Figs 2 and 3) $I_D = 500 \text{ mA}; V_{DD} = 50 \text{ V}; V_{GS} = 0 \text{ to } 10 \text{ V}$ $t_{on}$	max. max. max.	10	pF ns ns

## Note

1. Transistors mounted on a substrate with surface area of 2.5 cm<sup>2</sup> and thickness of 0.7 mm.




Fig.2 Switching times test circuit.




Fig.4  $T_i = 25$  °C; typical values.




Fig.6  $T_j = 25$  °C; typical values.




Fig.3 Input and output waveforms.




Fig.5  $T_j = 25$  °C; typical values at  $V_{DS} = 10 \text{ V}$ .




Fig.7 Power derating curve.




Fig.8 k = 
$$\frac{R_{DS \text{ on at } T_j}}{R_{DS \text{ on at } 25 \text{ }^{\circ}\text{C}}}$$
; typ. values. at 500 mA/10 V.




Fig.9 k = 
$$\frac{VGS(th) \text{ at T}_j}{VGS(th) \text{ at 25 °C}}$$
;  $VGS(th) \text{ at 1 mA}$ ; typical values.




Fig.10  $T_j = 25$  °C;  $V_{GS} = 0$ ; f = 1 MHz; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in SOT23 envelope and designed for use as Surface Mounted Device (SMD) in thin and thick-film circuits for telephone ringer and for application with relay, high-speed and line transformer drivers.

## **Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown
- Low R<sub>DS</sub> on

## **QUICK REFERENCE DATA**


Drain-source voltage	V <sub>DS</sub>	max.	80 V
Drain-source voltage (non-repetitive peak; $t_p \le 2$ ms)	V <sub>DS(SM)</sub>	max.	100 V
Gate-source voltage (open drain)	±V <sub>GSO</sub>	max.	20 V
Drain current (DC)	۱ <sub>D</sub>	max.	175 mA
Total power dissipation up to T <sub>amb</sub> = 25 °C	$P_{tot}$	max.	300 mW
Drain-source ON-resistance I <sub>D</sub> = 150 mA; V <sub>GS</sub> = 5 V	R <sub>DSon</sub>	typ. max.	7 Ω 10 Ω
Transfer admittance I <sub>D</sub> = 175 mA; V <sub>DS</sub> = 5 V	lyfsl	typ.	150 mS

#### **MECHANICAL DATA**

Fig.1 SOT23.


## **Pinning**

1 = gate 2 = source



0.150

0,090



TOP VIEW

Dimensions in mm Marking: 02p

RATINGS				
Limiting values in accordance with the Absolute Maximum System (	IEC 134)			
Drain-source voltage	$V_{DS}$	max.	80	V
Drain-source voltage (non-repetitive peak; $t_p \le 2$ ms)	V <sub>DS(SM)</sub>	max.	100	V
Gate-source voltage (open drain)	<sup>±</sup> V <sub>GSO</sub>	max.	20	٧
Drain current (DC)	ID	max.	175	mΑ
Drain current (peak)	IDM	max.	600	mΑ
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1)	P <sub>tot</sub>	max.	300	mW
Storage temperature range	$T_{stg}$	-65 to +	150	оС
Junction temperature	$T_{j}$	max.	150	оС
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	430	K/W
CHARACTERISTICS				
T <sub>j</sub> = 25 °C unless otherwise specified				
Drain-source breakdown voltage $I_D = 10 \mu A$ ; $V_{GS} = 0$	V <sub>(BR)DSS</sub>	min.	80	V
Drain-source leakage current $V_{DS} = 60 \text{ V}$ ; $V_{GS} = 0$	I <sub>DSS</sub>	max.	1.0	μΑ
Gate-source leakage current V <sub>GS</sub> = 20 V; V <sub>DS</sub> = 0	I <sub>GSS</sub>	max.	100	nA
Gate-source cut-off voltage ID = 1 mA; VDS = VGS	V <sub>(P)GS</sub>	min. max.	1.5 3.5	
Drain-source ON-resistance $I_D = 150 \text{ mA; } V_{GS} = 5 \text{ V}$	R <sub>DSon</sub>	typ. max.	7 10	$\Omega$
Transfer admittance ID = 175 mA; VDS = 5 V Input capacitance at f = 1 MHz	y <sub>fs</sub>	typ.	150	mS
$V_{DS} = 10 \text{ V}; V_{GS} = 0$	C <sub>iss</sub>	typ.		pF pF
Output capacitance at f = 1 MHz V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	C <sub>oss</sub>	max. typ. max.	13	pF pF
Feedback capacitance at f = 1 MHz V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	C <sub>rss</sub>	typ.	3	pF pF
Switching times (see Figs 2 and 3) $I_D = 175 \text{ mA}$ ; $V_{DD} = 50 \text{ V}$ ; $V_{GS} = 0 \text{ to } 10 \text{ V}$	t <sub>on</sub>	typ. max.	4	ns ns
	toff	typ. max.		ns ns

## Note

<sup>1.</sup> Transistors mounted on a ceramic substrate of 7 mm x 5 mm x 0.7 mm.




Fig.2 Switching times test circuit.




Fig.4  $T_j = 25$  °C; typical values.




Fig.6  $T_j = 25$  °C; typical values.




Fig.3 Input and output waveforms.




Fig.5  $T_j = 25$  °C; typical values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{R_{DS \text{ on at } T_j}}{R_{DS \text{ on at } 25 \text{ }^{\circ}\text{C}}}$ ; typ. values at 150 mA/5 V.




Fig.9 k =  $\frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \text{ }^{\circ}\text{C}}$ ;  $V_{GS(th)} \text{ at } 1 \text{ mA}$ ; typical values.




Fig.10  $T_j = 25$  °C;  $V_{GS} = 0$ ; f = 1 MHz; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel vertical D-MOS transistor in SOT89 envelope and designed for use as line current interrupter in telephone sets and for application in relay, high-speed and line-transformer drivers.

## **Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

## **QUICK REFERENCE DATA**

Drain-source voltage	V <sub>DS</sub>	max.	200 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	۱D	max.	250 mA
Total power dissipation up to T <sub>amb</sub> = 25 °C	P <sub>tot</sub>	max.	1 W
Drain-source ON-resistance $I_D = 250 \text{ mA}$ ; $V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	typ. max.	6 Ω 12 Ω
Transfer admittance $I_D = 250 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$	yfs	typ.	250 mS

## **MECHANICAL DATA**

Dimensions in mm

Fig. 1 SOT89.

## Pinning:


1 = source

2 = gate

3 = drain



Marking: KN



RATINGS					
Limiting values in accordance with the Absolute Maximum System (IEC 134)					
Drain-source voltage	$v_{DS}$	max.	200	V	
Gate-source voltage (open drain)	<sup>±</sup> V <sub>GSO</sub>	max.	20	V	
Drain current (DC)	ID	max.	250	mΑ	
Drain current (peak)	IDM	max.	800	mA	
Total power dissipation up to $T_{amb} = 25  {}^{\circ}\text{C}$ (note 1)	P <sub>tot</sub>	max.	1	W	
Storage temperature range	$T_{stg}$	-65 to +			
Junction temperature	$T_{j}$	max.	150	οС	
THERMAL RESISTANCE					
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	125	K/W	
CHARACTERISTICS					
T <sub>j</sub> = 25 °C unless otherwise specified					
Drain-source breakdown voltage $I_D = 100 \mu A$ ; $V_{GS} = 0$	V <sub>(BR)DSS</sub>	min.	200	V	
Drain-source leakage current V <sub>DS</sub> = 160 V; V <sub>GS</sub> = 0	IDSS	max.	10	μΑ	
Gate-source leakage current VGS = 20 V; VDS = 0	I <sub>GSS</sub>	max.	100	nA	
Gate threshold voltage $I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$	V <sub>GS(th)</sub>	min. max.	0.8 2.8		
Drain-source ON-resistance $I_D = 250 \text{ mA}$ ; $V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	typ. max.	6 12	$\Omega$	
Transfer admittance $I_D = 250 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$	y <sub>fs</sub>	typ.	250	mS	
Input capacitance at f = 1 MHz VDS = 10 V; VGS = 0	C <sub>iss</sub>	typ. max.		pF pF	
Output capacitance at f = 1 MHz V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	Coss	typ.	20	pF pF	
Feedback capacitance at f = 1 MHz  VDS = 10 V; VGS = 0	C <sub>rss</sub>	typ.		pF pF	
Switching times (see Figs 2 and 3) $I_D = 250 \text{ mA}$ ; $V_{DD} = 50 \text{ V}$ ; $V_{GS} = 0 \text{ to } 10 \text{ V}$	ton	typ. max.	4 10	ns ns	
	toff	typ.	15	ns	

## Note

1. Transistor mounted on a ceramic substrate with area of 2.5 cm² and thickness of 0.7 mm.

toff

25 ns

max.




Fig. 2 Switching times test circuit.




Fig. 4  $T_i$  = 25  $^{\rm o}$ C; typical values.




Fig. 6  $T_i$  = 25  $^{\rm o}$ C; typical values.




Fig. 3 Input and output waveforms.




Fig. 5 T  $_{j}$  = 25  $^{o}$ C;V $_{DS}$  = 10 V; typical values.




Fig. 7 Power derating curve.




Fig. 8 k =  $\frac{R_{DS \text{ on at } T_j}}{R_{DS \text{ on at } 25 \text{ }^{0}\text{C}}}$ ; at 400 mA/10 V; typical values.




Fig. 9 k =  $\frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \text{ }^{o}\text{C}}$ ;  $V_{GS(th)} \text{at } 1 \text{ mA}$ ; typical values.




Fig. 10  $T_i$  = 25 °C;  $V_{GS}$  = 0; f = 1 MHz; typical values.

## N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

N-channel enhancement mode vertical D-MOS transistor in SOT89 envelope and designed for use as Surface Mounted Device (SMD) in thin and thick-film circuits for application with relay, high-speed and line-transformer drivers.

## **Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

## QUICK REFERENCE DATA

Drain-source voltage	V <sub>DS</sub>	max.	180 V
Drain-source voltage (non-repetitive peak; $t_p \le 2$ ms)	V <sub>DS(SM)</sub>	max.	200 V
Gate-source voltage (open drain)	±V <sub>GSO</sub>	max.	20 V
Drain current (DC)	۱ <sub>D</sub>	max.	300 mA
Total power dissipation up to $T_{amb}$ = 25 $^{o}$ C	P <sub>tot</sub>	max.	1 W
Drain-source ON-resistance I <sub>D</sub> = 15 mA; V <sub>GS</sub> = 3 V	R <sub>DSon</sub>	typ. max.	7 Ω 10 Ω
Transfer admittance $I_D = 300 \text{ mA}$ ; $V_{DS} = 15 \text{ V}$	y <sub>fs</sub>	typ.	250 mS

## **MECHANICAL DATA**

Fig.1 SOT89.

## **Pinning**


1 = source

2 = gate

3 = drain



Marking: KO



BOTTOM VIEW

## **RATINGS**

RATINGS				
Limiting values in accordance with the Absolute Maximum System (IEC 134)				
Drain-source voltage	$v_{DS}$	max.	180	V
Drain-source voltage (non-repetitive peak; $t_p \le 2$ ms)	V <sub>DS(SM)</sub>	max.	200	V
Gate-source voltage (open drain)	±V <sub>GSO</sub>	max.	20	V
Drain current (DC)	ID	max.	300	mΑ
Drain current (peak)	IDM	max.	800	mΑ
Total power dissipation up to $T_{amb} = 25$ °C (note 1)	$P_{tot}$	max.	1	W
Storage temperature range	$T_{stg}$	-65 to +	150	оС
Junction temperature	$T_{j}$	max.	150	оС
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	125	K/W
CHARACTERISTICS				
T <sub>j</sub> = 25 <sup>o</sup> C unless otherwise specified				
Drain-source breakdown voltage				
$I_D = 100  \mu A; V_{GS} = 0$	V <sub>(BR)DSS</sub>	min.	180	V
Drain-source leakage current V <sub>DS</sub> = 120 V; V <sub>GS</sub> = 0	IDSS	max.	10	μΑ
Gate-source leakage current VGS = 20 V; VDS = 0	IGSS	max.	100	nΑ
Gate threshold voltage	.033			
$I_D = 100 \mu\text{A}; V_{DS} = V_{GS}$	V <sub>GS(th)</sub>	min.	0.7 2.7	
Drain-source ON-resistance	20(,	max.	2.7	V
I <sub>D</sub> = 15 mA; V <sub>GS</sub> = 3 V	R <sub>DSon</sub>	typ.		Ω
I <sub>D</sub> = 300 mA; V <sub>GS</sub> = 10 V	R <sub>DSon</sub>	max. typ.		$\Omega$
Transfer admittance	03011	-,,		
I <sub>D</sub> = 300 mA; V <sub>DS</sub> = 15 V	yfs	typ.	250	mS
Input capacitance at f = 1 MHz				
$V_{DS} = 10 V; V_{GS} = 0$	Ciss	typ.		pF 
Output capacitance at f = 1 MHz		max.		pF -
$V_{DS} = 10 \text{ V}; V_{GS} = 0$	Coss	typ. max.		pF pF
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 10 \text{ V}; V_{GS} = 0$	C <sub>rss</sub>	typ.		рF
Switching times (see Figs 2 and 3)	∽rss	max.		рF
$I_D = 300 \text{ mA}; V_{DD} = 50 \text{ V}; V_{GS} = 0 \text{ to } 10 \text{ V}$	t <sub>on</sub> t <sub>off</sub>	max. max.		ns ns
	· ·			

<sup>1.</sup> Transistors mounted on a ceramic substrate with area of 2.5 cm<sup>2</sup> and thickness of 0.7 mm.




Fig.2 Switching times test circuit.




Fig.4  $T_i = 25$  °C; typical values.




Fig.6  $T_j = 25$  °C; typical values.




Fig.3 Input and output waveforms.




Fig.5  $T_j = 25$  °C;  $V_{DS} = 10$  V; typ. values.




Fig.7 Power derating curve.




Fig.8  $k = \frac{R_{DS \text{ on at } T_j}}{R_{DS \text{ on at } 25 \text{ °C}}}$ ; typical values.




Fig.9  $k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \text{ }^{\circ}\text{C}}; V_{GS(th)} \text{ at } 0.1 \text{ mA};$ typical values.




Fig.10  $T_j$  = 25  $^{o}$ C;  $V_{GS}$  = 0; f = 1 MHz; typical values.

# P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

## Features:

- Very low R<sub>D</sub>Son
- Direct interface to C-MOS
- High-speed switching
- No second breakdown

## QUICK REFERENCE DATA

Drain-source voltage	-V <sub>DS</sub>	max.	60 V
Gate-source voltage (open drain)	±v <sub>GSO</sub>	max.	20 V
Drain current (DC)	-ID	max.	0.3 A
Total power dissipation up to T <sub>amb</sub> = 25 °C	$P_{tot}$	max.	1 W
Drain-source ON-resistance $-I_D = 200 \text{ mA}; -V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	typ. max.	4,5 Ω 6 Ω
Transfer admittance $-I_D = 200 \text{ mA}; -V_{DS} = 15 \text{ V}$	lyfs	typ.	200 mS

## **MECHANICAL DATA**

Fig. 1 TO-92 variant.


## Pinning

1 = source 2 = gate

3 = drain







Note: Various pinout configurations available.

Dimensions in mm

## **RATINGS**

na i i i da				
Limiting values in accordance with the Absolute Maximum System	n (IEC 134)			
Drain-source voltage	$-V_{DS}$	max.	60	٧
Gate-source voltage (open drain)	±V <sub>GSO</sub>	max.	20	V
Drain current (DC)	-ID	max.	0.3	А
Drain current (peak)	-IDM	max.	0.8	A
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1)	P <sub>tot</sub>	max.	- 1	W
Storage temperature range	T <sub>stg</sub>	-65 to +	-150	оС
Junction temperature	$T_{j}$	max.	150	oC
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	125	K/W
CHARACTERISTICS				
$T_j = 25$ °C unless otherwise specified				
Drain-source breakdown voltage $-I_D = 10 \mu A$ ; $V_{GS} = 0$	-V(BR)DSS	min.	60	٧
Drain-source leakage current -VDS = 48 V; VGS = 0	-IDSS	max.	1	μΑ
Gate-source leakage current -VGS = 20 V; VDS = 0	-IGSS	max.	100	nA
Gate threshold voltage $-I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$	-VGS(th)	min. max.	1.5 3.5	
Drain-source ON-resistance $-I_D = 200 \text{ mA}; -V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	typ. max.	4.5 6	Ω
Transfer admittance $-I_D = 200 \text{ mA}; -V_{DS} = 15 \text{ V}$	yfs	typ.	200	mS
Input capacitance at $f = 1 \text{ MHz}$ $-V_{DS} = 10.V$ ; $V_{GS} = 0$	C <sub>iss</sub>	typ. max.		pF pF
Output capacitance at f = 1 MHz -V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	C <sub>oss</sub>	typ. max.		pF pF
Feedback capacitance at $f = 1 \text{ MHz}$ $-V_{DS} = 10 \text{ V; } V_{GS} = 0$	C <sub>rss</sub>	typ. max.		pF pF
Switching times (see Figs 2 and 3) $-I_D = 200 \text{ mA}; -V_{DD} = 50 \text{ V}; -V_{GS} = 0 \text{ to } 10 \text{ V}$	t <sub>on</sub>	typ. typ.	4 20	ns ns
	J.,	•		

## Note

<sup>1.</sup> Transistor mounted on printed-circuit board, max. lead length 4 mm, mounting pad for drain lead min.  $10 \text{ mm} \times 10 \text{ mm}$ .




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4 Drain current vs ON-resistance.  $T_i = 25$  °C; typical values.




Fig.5 Transfer characteristics.  $T_j = 25$  °C;  $-V_{DS} = 10$  V; typical values.




Fig.6 Output characteristics.  $T_j = 25$  °C; typical values.

## P-CHANNEL ENCHANCEMENT MODE VERTICAL **D-MOS TRANSISTOR**

P-channel vertical D-MOS transistor in TO-92 variant envelope and intended for use in relay, high-speed and line-transformer drivers.

#### **Features**


- Very low R<sub>DSon</sub>
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No second breakdown

## **QUICK REFERENCE DATA**

Drain-source voltage	-V <sub>DS</sub>	max.	60 V
Gate-source voltage (open drain)	±V <sub>GSO</sub>	max.	20 V
Drain current (DC)	$-I_D$	max.	0.25 A
Total power dissipation up to T <sub>amb</sub> = 25 °C  Drain-source ON-resistance -I <sub>D</sub> = 200 mA; -V <sub>GS</sub> = 10 V	P <sub>tot</sub>	max. typ. max.	
Transfer admittance $-I_D = 200 \text{ mA}; -V_{DS} = 15 \text{ V}$	lyfsl	typ.	125 mS

## **MECHANICAL DATA**

Dimensions in mm



Note: Various pinout configurations available.

RATINGS				
Limiting values in accordance with the Absolute Maximum System (IEC 134)				
Drain-source voltage	$-v_{DS}$	max.	60	V
Gate-source voltage (open drain)	±VGSO	max.	20	٧
Drain current (DC)	$-I_{D}$	max.	0.25	Α
Drain current (peak)	$-I_{DM}$	max.	0.5	Α
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1)	P <sub>tot</sub>	max.	0.83	W
Storage temperature range	T <sub>stg</sub>	-65 to ₹	150	oC
Junction temperature	$T_{j}$	max.	150	οС
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	150	K/W
CHARACTERISTICS				
T <sub>j</sub> = 25 <sup>o</sup> C unless otherwise specified				
Drain-source breakdown voltage				
$-I_D = 10 \mu\text{A}; V_{GS} = 0$	-V(BR)DSS	min.	60	V
Drain-source leakage current $-V_{DS} = 48V$ ; $V_{GS} = 0$	-I <sub>DSS</sub>	max.	1	μΑ
Gate-source leakage current			4.00	
$-V_{GS} = 20 \text{ V}; V_{DS} = 0$	-I <sub>GSS</sub>	max.	100	nA
Gate threshold voltage $-I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$	-V <sub>GS(th)</sub>	min.	1.5	
5 50 50	*GS(tn)	max.	3.5	V
Drain-source ON-resistance $-I_D = 200 \text{ mA}; -V_{GS} = 10 \text{ V}$	Ros	typ.	7.5	Ω
5	R <sub>DSon</sub>	max.	10	Ω
Transfer admittance $-I_D = 200 \text{ mA}; -V_{DS} = 15 \text{ V}$	y <sub>fs</sub>	typ.	125	mS
Input capacitance at f = 1 MHz				
$-V_{DS} = 10 \text{ V; } V_{GS} = 0$	C <sub>iss</sub>	typ.		pF 
Output capacitance at f = 1 MHz		max		pF -
$-V_{DS} = 10 \text{ V}; V_{GS} = 0$	Coss	typ. max		pF pF
Feedback capacitance at f = 1 MHzV <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0	C <sub>rss</sub>	typ.		pF
Switching times (see Figs 2 and 3)	TISS	max	10	рF
$-I_D = 200 \text{ mA}; -V_{DD} = 40 \text{ V}; -V_{GS} = 0 \text{ to } 10 \text{ V}$	t <sub>on</sub> t <sub>off</sub>	typ. typ.		ns ns

## Note

1. Transistor mounted on printed circuit board, max. lead length 4 mm.




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




Fig.4 Drain current vs ON-resistance.  $T_i = 25$  °C; typical values.




Fig.5 Transfer characteristics.  $T_j = 25$  °C;  $-V_{DS} = 10$  V; typical values.




Fig.6 Output characteristics.  $T_j = 25$  °C; typical values.

# P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel vertical D-MOS transistor in SOT89 envelope and intended for use in relay, high-speed and line-transformer drivers, using SMD technology.

## **Features**

- Very low R<sub>DSon</sub>
- Direct interface to C-MOS
- High-speed switching
- No second breakdown

## QUICK REFERENCE DATA

Drain-source voltage	-V <sub>DS</sub>	max.	60 V
Gate-source voltage (open drain)	± V <sub>GSO</sub>	max.	20 V
Drain current (DC)	-ID	max.	0,3 A
Total power dissipation up to T <sub>amb</sub> = 25 °C	P <sub>tot</sub>	max.	1 W
Drain-source ON-resistance $-I_D = 200 \text{ mA}; -V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	typ. max.	4,5 Ω 6 Ω
Transfer admittance $-I_D = 200 \text{ mA}; -V_{DS} = 15 \text{ V}$	yfs	typ.	200 mS

## **MECHANICAL DATA**

Fig. 1 SOT89.

## Pinning:


1 = source

2 = gate

3 = drain



marking: LM



BOTTOM VIEW

Dimensions in mm

RATINGS			
Limiting values in accordance with the Absolute Maximum Syste	em (IEC 134)		
Drain-source voltage	$-v_{DS}$	max.	60 V
Gate-source voltage (open drain)	± V <sub>GSO</sub>	max.	20 V
Drain current (DC)	I <sub>D</sub>	max.	0.3 A
Drain current (peak)	−IDM	max.	0.8 A
Total power dissipation up to T <sub>amb</sub> = 25 °C (note 1)	P <sub>tot</sub>	max.	1 W
Storage temperature range	T <sub>stg</sub>	-65 to +	150 °C
Junction temperature	Tj	max.	150 °C
THERMAL RESISTANCE			
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	125 K/W
CHARACTERISTICS			
T <sub>j</sub> = 25 °C unless otherwise specified			
Drain-source breakdown voltage			
$-I_D = 10  \mu A;  V_{GS} = 0$	−V(BR)DSS	min.	60 V
Drain-source leakage current -VDS = 48V; VGS = 0	-I <sub>DSS</sub>	max.	1 μΑ
Gate-source leakage current -V <sub>GS</sub> = 20 V; V <sub>DS</sub> = 0	-I <sub>GSS</sub>	max.	100 nA
Gate threshold voltage $-I_D = 1 \text{ mA; } V_{DS} = V_{GS}$	-V <sub>GS(th)</sub>	min. max.	1.5 V 3.5 V
Drain-source ON-resistance	Bpc	typ.	4.5 Ω

max.

typ.

typ.

max.

typ. max.

typ. max.

typ.

typ.

6 Ω

200 mS

55 pF

70 pF

30 pF

45 pF

8 pF

12 pF

4 ns

20 ns

**R**DSon

Vfs

Ciss

 $C_{oss}$ 

Crss

ton

toff

## Note:

1. Transistor mounted on a ceramic substrate: area = 2,5 cm<sup>2</sup> and thickness = 0,7 mm.

 $-I_D = 200 \text{ mA}; -V_{GS} = 10 \text{ V}$ 

 $-I_D = 200 \text{ mA}; -V_{DS} = 15 \text{ V}$ 

Input capacitance at f = 1 MHz  $-V_{DS} = 10 \text{ V; } V_{GS} = 0$ 

Output capacitance at f = 1 MHz  $-V_{DS} = 10 \text{ V; } V_{GS} = 0$ 

Feedback capacitance at f = 1 MHz  $-V_{DS} = 10 \text{ V; } V_{GS} = 0$ 

Switching times (see Figs 2 and 3)

 $-I_D = 200 \text{ mA}; -V_{DD} = 50 \text{ V}; -V_{GS} = 0 \text{ to } 10 \text{ V}$ 

Transfer admittance




Fig.2 Switching times test circuit.




Fig.4 Drain current vs ON-resistance;  $T_j = 25$  °C; typical values.




Fig.3 Input and output waveforms.




Fig.5 Transfer characteristics;  $T_j = 25$  °C;  $-V_{DS} = 10$  V; typical values.





Fig.6 Output characteristics;  $T_j = 25$  °C; typical values.



# P-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS TRANSISTOR

P-channel vertical D-MOS transistor in SOT89 envelope and intended for use in relay, high-speed and line-transformer drivers, using SMD-technology.

## **Features**

- Very low R<sub>DSon</sub>
- Direct interface to C-MOS, TTL
- High-speed switching
- No second breakdown

## QUICK REFERENCE DATA

Drain-source voltage	$-v_{DS}$	max.	60 V
Gate-source voltage (open drain)	$^{\pm} V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0,25 A
Total power dissipation up to T <sub>amb</sub> = 25 °C	$P_{tot}$	max.	1 W
Drain-source ON-resistance $-I_D = 200 \text{ mA}; -V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	max. typ.	10 Ω 7.5 Ω
Transfer admittance $-I_D = 200 \text{ mA}; -V_{DS} = 15 \text{ V}$	y <sub>fs</sub>	typ.	125 mS

## **MECHANICAL DATA**

Fig. 1 SOT89.

## Pinning:


1 = source

2 = gate

3 = drain



Marking: LN



RATINGS				
Limiting values in accordance with the Absolute Maximum System	(IEC 134)			
Drain-source voltage	$-v_{DS}$	max.	60	V
Gate-source voltage (open drain)	± V <sub>GSO</sub>	max.	20	V
Drain current (DC)	$-I_D$	max.	0.25	Α
Drain current (peak)	-IDM	max.	0.5	Α
Total power dissipation up to T <sub>amb</sub> = 25 °C	P <sub>tot</sub>	max.	1	W
Storage temperature range	T <sub>stg</sub>	-65 to +	150	oC
Junction temperature	$T_{j}$	max.	150	οС
THERMAL RESISTANCE				
From junction to ambient (note 1)	R <sub>th j-a</sub>	=	125	K/W
CHARACTERISTICS				
$T_j = 25$ °C unless otherwise specified				
Drain-source breakdown voltage $-I_D = 10 \mu A$ ; $V_{GS} = 0$	-V <sub>(BR)DSS</sub>	min,	60	٧
Drain-source leakage current				
$-V_{DS} = 48 \text{ V}; V_{GS} = 0$	<sup>−1</sup> DSS	max.	1	μΑ
Gate-source leakage current -V <sub>GS</sub> = 20 V; V <sub>DS</sub> = 0	-I <sub>GSS</sub>	max.	100	nΑ
Gate threshold voltage $-I_D = 1 \text{ mA}$ ; $V_{DS} = V_{GS}$	-V <sub>GS(th)</sub>	min. max.	1.5 3.5	
Drain-source ON-resistance $-I_D = 200 \text{ mA}; -V_{GS} = 10 \text{ V}$	R <sub>DSon</sub>	max. typ	10 7.5	
Transfer admittance $-I_D = 200 \text{ mA}; -V_{DS} = 15 \text{ V}$	y <sub>fs</sub>	typ.	125	mS
Input capacitance at $f = 1 \text{ MHz}$ - $V_{DS} = 10 \text{ V}$ ; $V_{GS} = 0$	C <sub>iss</sub>	typ.	30 45	pF nE
Output capacitance at f = 1 MHz		max.	73	יק

Coss

Crss

ton

toff

20 pF

30 pF

5 pF

10 pF

4 ns

10 ns

typ.

max.

typ.

max.

typ.

typ.

## Note:

1. Transistor mounted on a ceramic substrate: area = 2,5 cm<sup>2</sup>; thickness = 0,7 mm.

 $-V_{DS} = 10 \text{ V; } V_{GS} = 0$ 

Feedback capacitance at f = 1 MHz $-V_{DS} = 10 \text{ V}; V_{GS} = 0$ 

Switching times (see Figs 2 and 3)

 $-I_D = 200 \text{ mA}; -V_{DD} = 50 \text{ V}; -V_{GS} = 0 \text{ to } 10 \text{ V}$ 




Fig. 2 Switching times test circuit.




Fig.4 Drain current vs ON-resistance;  $T_i = 25$  °C; typical values.




Fig. 3 Input and output waveforms.




Fig.5 Transfer characteristics;  $T_j = 25$  °C;  $-V_{DS} = 10$  V; typical values.




Fig.6 Output characteristics;  $T_j$  = 25 °C; typical values.

## N-channel depletion mode vertical D-MOS transistors

**BST124** 

## **FEATURES**

- · High-speed switching
- · No secondary breakdown.

## **DESCRIPTION**


N-channel depletion mode vertical D-MOS transistor in a TO-126 envelope, intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

## **PINNING - TO-126**

PIN	DESCRIPTION	
1	source	
2	drain	
3	gate	

## **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	250	٧
I <sub>D</sub>	DC drain current		_	450	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>h</sub> = 120 °C	-	6	W
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	٧
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 20 mA; V <sub>GS</sub> = 0	-	20	Ω
V <sub>GS(off)</sub>	gate-source cut-off voltage	$I_D = 100 \mu A;$ $V_{DS} = 60 V$	-1.65	-0.75	V



## **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	250	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	_	20	V
I <sub>D</sub>	DC drain current		_	450	mA
I <sub>DM</sub>	peak drain current		_	1.2	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>h</sub> = 120 °C	_	6	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>i</sub>	operating junction temperature			150	°C

# N-channel depletion mode vertical D-MOS transistors

**BST124** 

## THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-h</sub>	from junction to heatsink	5 K/W

## STATIC CHARACTERISTICS


T<sub>i</sub> = 25 °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A; V_{GS} = -3 V$	250	_	V
I <sub>DSX</sub>	drain-source cut-off leakage current	$V_{DS} = 200 \text{ V}; V_{GS} = -3 \text{ V}$	_	100	nA
土I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 20 \text{ V; } V_{DS} = 0$	T-	100	nA
V <sub>GS(off)</sub>	gate-source cut-off voltage	$I_D = 100 \mu\text{A};  V_{DS} = 60 \text{V}$	-1.65	-0.75	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = 3 \text{ V}$	-1.4	-0.6	٧
R <sub>DS(on)</sub>	drain-source on-resistance	$I_D = 20 \text{ mA}; V_{GS} = 0$	-	20	Ω
		$I_D = 250 \text{ mA}; V_{GS} = 5 \text{ V}$	_	12	Ω
I <sub>DSS</sub>	drain saturation current	$V_{DS} = 25 \text{ V}; V_{GS} = 0$	70	[-	mA
IY <sub>fs</sub> I	transfer admittance	$I_D = 250 \text{ mA}; V_{DS} = 25 \text{ V}$	200	<b> </b> -	mS
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = -3 \text{ V};$ f = 1 MHz	-	90	pF
C <sub>oss</sub>	output capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = -3 \text{ V};$ f = 1 MHz	-	30	pF
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 25 \text{ V}; V_{GS} = -3 \text{ V};$ f = 1 MHz	-	15	pF
Switching times	s (see Figs 2 and 3)				
t <sub>on</sub>	turn-on time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = -3 \text{ to } +5 \text{ V}$	-	10	ns
t <sub>off</sub>	turn-off time	$I_D = 250 \text{ mA}; V_{DD} = 50 \text{ V};$ $V_{GS} = +5 \text{ to } -3 \text{ V}$	_	30	ns

April 1995 645

# N-channel depletion mode vertical D-MOS transistors

**BST124** 










Fig.4 Power derating curve.




# N-channel depletion mode vertical D-MOS transistors

**BST124** 




T<sub>i</sub> = 25 °C.

Fig.6 Typical output characteristics.




 $V_{DS} = 10 \text{ V; } T_i = 25 \text{ }^{\circ}\text{C}.$ 

Fig.7 Typical transfer characteristics.



 $T_i = 25$  °C.

Fig.8 Drain-source on-resistance as a function of drain current, typical values.





 $I_D = 10$  mA;  $T_i = 25$  °C.

Fig.9 Drain-source on-resistance as a function of gate-source voltage, typical values.

# N-channel depletion mode vertical D-MOS transistors


**BST124** 





# N-channel depletion mode vertical D-MOS transistors

**BST124** 




$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25 \text{ °C}}.$$

Typical R<sub>DS(on)</sub>:

(1) 
$$I_D = 250 \text{ mA}; V_{GS} = 5 \text{ V}.$$

(2) 
$$I_D = 20 \text{ mA}; V_{GS} = 0.$$

Fig.12 Temperature coefficient of drain-source on-resistance.



$$k = \frac{V_{GS(th)} \text{ at } T_j}{V_{GS(th)} \text{ at } 25 \,^{\circ}C}$$

Typical  $V_{GS(th)}$  at  $I_D = 1$  mA;  $V_{DS} = 3$  V.

Fig.13 Temperature coefficient gate-source threshold voltage.



#### **N-CHANNEL FETS**

Silicon symmetrical n-channel junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for switching applications. The devices have the feature: low 'on' resistance at zero gate voltage.

#### QUICK REFERENCE DATA

Drain-source voltage	± V <sub>DS</sub>	max	₹.	40		V
Total power dissipation up to T <sub>amb</sub> = 25 °C	P <sub>tot</sub>	max	ζ.	350		mW
Drain current			BSV78	BSV79	BSV8	2
$V_{DS} = 15 \text{ V; } V_{GS} = 0$	DSS	>	50	20	10	mA
Gate-source cut-off voltage $I_D = 1 \text{ nA}$ ; $V_{GS} = 15 \text{ V}$	-V <sub>(P)GS</sub>	> <	3.75 11	2.0 7.0	1.0 5.0	V V
Drain-source resistance (on) at $f = 1 \text{ kHz}$ $I_D = 0$ ; $V_{GS} = 0$	<sup>r</sup> ds on	<	25	40	60	Ω
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 0$ ; $-V_{GS} = 10 \text{ V}$	C <sub>rs</sub>	<	5	5	5	pF
Turn-on time	t <sub>on</sub>	<	10	18	30	ns
Turn-off time	toff	<	10	16	32	ns

#### **MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-18.
Gate connected to case


#### **Pinning**


1 = source

2 = drain

3 = gate







Note: Drain and source are interchangeable.

Accessories: 56246 (distance disc).

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (	IEC 134)			
Drain-source voltage	$^{\pm}$ V <sub>DS</sub>	max.	40	V
Drain-gate voltage (open source)	$V_{DGO}$	max.	40	٧
Gate-source voltage (open drain)	-V <sub>GSO</sub>	max.	40	V
Forward gate current	IG	max.	50	mΑ
Total power dissipation up to T <sub>amb</sub> = 25 °C	P <sub>tot</sub>	max.	350	mW
Storage temperature range	T <sub>stg</sub>	-65 to +	175	оС
Operating junction temperature	Tj	max.	175	οС
THERMAL RESISTANCE				
From junction to ambient in free air	R <sub>th j-a</sub>	=	430	K/W

#### **CHARACTERISTICS**

$T_j = 25$ °C unless	otherwise	specified
----------------------	-----------	-----------

,						
Gate cut-off currents						
$-V_{GS} = 20 \text{ V; } V_{DS} = 0$	-I <sub>GSS</sub>	<		0.25		nΑ
$-V_{GS} = 20 \text{ V}; V_{DS} = 0; T_j = 150 ^{\circ}\text{C}$	−l <sub>GSS</sub>	<		0.5		μΑ
Drain cut-off current						
$V_{DS} = 15 \text{ V}; -V_{GS} = 12 \text{ V}$	DSX	<		0.25		nΑ
$V_{DS} = 15 \text{ V}; -V_{GS} = 12 \text{ V}; T_j = 150 ^{\circ}\text{C}$	DSX	<		0.5		μΑ
Drain current			BSV78	BSV79	BSV80	<u>)</u>
V <sub>DS</sub> = 15 V; V <sub>GS</sub> = 0	IDSS	>	50	20	10	mΑ
Gate-source cut-off voltage	·D33	-			1	
I <sub>D</sub> = 1 nA; V <sub>DS</sub> = 15 V	-V <sub>(P)GS</sub>	>	3.75	2.0	1.0	V
Б	- (1/03	<	11	7.0	5.0	V
Gate-source voltage		>	3.5	1.75	0.75	V
$I_D = 1.5 \mu\text{A}; V_{DS} = 15 \text{V}$	$-v_{GS}$	<	10	6.0	4.0	V
Drain-source voltage (on)						
$I_D = 20 \text{ mA}; V_{GS} = 0$	$V_{DSon}$	<	500			mV
$I_D = 10 \text{ mA}; V_{GS} = 0$	$v_{DSon}$	<		400		mV
$I_D = 5 \text{ mA; } V_{GS} = 0$	$V_{DSon}$	<			325	mV
Drain-source resistance (on) at f = 1 kHz						
$I_D = 0; V_{GS} = 0$	<sup>r</sup> ds on	<	25	40	60	$\Omega$
y parameters at f = 1 MHz (common source)						
$-V_{GS} = 10 \text{ V; } V_{DS} = 0$						
Input capacitance	Cis	<	10	10	10	рF
Feedback capacitance	$C_{rs}$	<	5	5	5	рF

#### Switching times (see Fig. 2)

Turn-on time when switched from

delay time rise time turn-on time

Τι

urn-off time when switched from
$I_{Don} = 20 \text{ mA to } -V_{GSMoff} = 11 \text{ V; } V_{DD} = 10 \text{ V (BSV78)}$
$I_{Don} = 10 \text{ mA to } -V_{GSMoff} = 7 \text{ V; } V_{DD} = 10 \text{ V (BSV79)}$
$I_{Don} = 5 \text{ mA to } -V_{GSMoff} = 5 \text{ V}; V_{DD} = 10 \text{ V (BSV80)}$
fall time
storage time
turn-off time

		BSV78	BSV79	BSV80
<sup>t</sup> d t <sub>r</sub>	< < <	5 5	10 8	10 ns 20 ns
t <sub>on</sub>	<	10	18	30 ns
t <sub>f</sub> t <sub>s</sub> t <sub>off</sub>	< <	6 4 10	11 5 16	24 ns 8 ns 32 ns







Fig. 2 Switching times test circuit and input and output waveforms.


		BSV78	BSV79	BSV80
R <sub>I</sub>	=	424	909	1885 Ω


Pulse generator:	Oscilloscope:
$R_i = 50 \Omega$	$R_i = 50 \Omega$
$\mathrm{t_r} <$ 0.5 ns	$t_r < 1 ns$
$t_{f} < 5ns$	$t_{ m f} < 1   m ns$




















#### N-CHANNEL IG-MOS-FET

Symmetrical depletion type field-effect transistor in a TO-72 metal envelope with the substrate connected to the case. It is intended for chopper and other special switching applications, e.g. timing circuits, multiplex circuits, etc. The features are a very low drain-source 'on' resistance, a very high drain-source 'off' resistance and low feedback capacitances.

#### QUICK REFERENCE DATA


Drain-source resistance (on) at f = 1 kHz VDS = 0; VGS = 5 V; VBS = 0	R <sub>ds on</sub>	max.	50 Ω
Drain-source resistance (off)  VDS = 10 V; -VGS = 5 V; VBS = 0	R <sub>DS off</sub>	min.	10 GΩ
Feedback capacitance at f = 1 MHz	D3 011		
$-V_{GS} = 5 \text{ V}; V_{DS} = 0; I_{B} = 0$	$C_{rs}$	typ.	0.5 pF
$-V_{GD} = 5 V; V_{SD} = 0; I_B = 0$	$c_{rd}$	typ.	0.5 pF


#### **MECHANICAL DATA**


Dimensions in mm

Fig. 1 TO-72.

Pinning







Accessories: 56246 (distance disc).

#### Note

To safeguard the gates against damage due to accumulation of static charge during transport or handling, the leads are encircled by a ring of conductive rubber which should be removed just after the transistor is soldered into the circuit.

#### **RATINGS**

m (IEC 134)		
$V_{DB}$	max.	30 V
$V_{SB}$	max.	30 V
$v_{GB}$	max. min.	10 V -10 V
$V_{G-N}$	max. min.	15 V -15 V
$v_{G-N}$	max. min.	50 V -50 V
I <sub>D</sub>	max.	25 mA
IDM	max.	50 mA
<sup>I</sup> SM	max.	50 mA
$P_{tot}$	max.	200 mW
$T_{stg}$	-65 to +	- 125 °C
$T_{j}$	max.	125 °C
R <sub>th j-a</sub>	=	500 K/W
	VDB VSB VGB VG-N VG-N ID IDM ISM Ptot Tstg Tj	VDB max. VSB max. VGB min.  VG-N min.  VG-N min. ID max. IDM max. ISM max. Ptot max. Tstg —65 to +

**BSV81** N-channel IG-MOS-FET

#### **CHARACTERISTICS**

 $T_i$  = 25  $^{o}$ C unless otherwise specified

Drain cut-off currents; VBS = 0

$$V_{DS} = 10 \text{ V}; -V_{GS} = 5 \text{ V}$$
  $I_{DSX} < 1 \text{ nA}$ 

$$V_{DS} = 10 \text{ V}; -V_{GS} = 5 \text{ V}; T_j = 125 \text{ }^{\circ}\text{C}$$
  $I_{DSX} < 1 \text{ } \mu\text{A}$ 

Source cut-off currents;  $V_{RD} = 0$ 

$$V_{SD} = 10 \text{ V}; -V_{GD} = 5 \text{ V}$$
  $I_{SDX} < 1 \text{ nA}$ 

Gate currents;  $V_{BS} = 0$ 

$$-V_{GS} = 10 \text{ V}; V_{DS} = 0$$
  $-I_{GSS}$   $< 10 \text{ pA}$ 

$$V_{GS} = 10 \text{ V}; V_{DS} = 0$$
  $I_{GSS}$   $<$   $10 \text{ pA}$ 

$$-V_{GS} = 10 \text{ V}; V_{DS} = 0; T_j = 125 \text{ }^{\text{o}}\text{C}$$
  $-I_{GSS}$  < 200 pA

$$V_{GS} = 10 \text{ V}; V_{DS} = 0; T_j = 125 \text{ }^{0}\text{C}$$
  $I_{GSS}$  < 200 pA

Bulk currents;  $V_{GB} = 0$ 

$$-V_{BD} = 30 \text{ V}; I_S = 0$$
  $-I_{BDO} < 10 \mu A$ 

$$-V_{BS} = 30 \text{ V}; I_{D} = 0$$
  $-I_{BSO}$  < 10  $\mu A$ 

Drain-source resistance (on) at f = 1 kHz;  $V_{RS} = 0$ 

$$+V_{GS} = 5 \text{ V}; V_{DS} = 0$$
  $R_{ds \text{ on}} < 50 \text{ }\Omega$ 

Drain-source resistance (off)

$$-V_{GS} = 5 \text{ V}; V_{DS} = 10 \text{ V}; V_{BS} = 0$$
  $R_{DS \text{ off}} > 10 \text{ G}\Omega$ 

Feedback capacitances at f = 1 MHz

 $-V_{GD} = 5 \text{ V}; V_{SD} = 0; I_{B} = 0$ 

$$-V_{GS} = 5 \text{ V}; V_{DS} = 0; I_B = 0$$
  $C_{rs}$  typ. 0.5 pF


$$-V_{GB} = 5 \text{ V}; V_{SB} = V_{DB} = 0$$
  $C_{g-n} < 6 \text{ pF}$ 


150


0.5


Ω

pF









## N-channel junction FETs

J108; J109; J110

#### **FEATURES**

- · High-speed switching
- Interchangeability of drain and source connections
- Low R<sub>DSon</sub> at zero gate voltage (<8 Ω for J108).</li>

#### **DESCRIPTION**

Silicon symmetrical N-channel junction FETs in a TO-92 envelope. Intended for use in applications such as analog switches, choppers and commutators.

# g d s MAM197 Fig.1 Simplified outline and symbol.

#### **PINNING - TO-92**

PIN	DESCRIPTION
1	gate
2	source
3	drain

#### Note

1. Drain and source are interchangeable.

Philips Semiconductors Product specification

## **N-channel junction FETs**

## J108/J109/J110

#### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
±V <sub>DS</sub>	drain-source voltage		-	25	V
-V <sub>GSO</sub>	gate-source voltage		-	25	V
-V <sub>GDO</sub>	gate-drain voltage		-	25	V
lg	forward gate current	DC	-	50	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 50 °C	-	400	mW
T <sub>stg</sub>	storage temperature range		-65	150	°C
Tj	operating junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
Rth j-a	from junction to ambient	250	K/W

#### STATIC CHARACTERISTICS

 $T_i = 25 \, ^{\circ}C$ .

SYMBOL	PARAMETER	CONDITIONS		MIN.	MAX.	UNIT
-I <sub>GSS</sub>	reverse gate current	-V <sub>GS</sub> = 15 V V <sub>DS</sub> = 0		-	3	nA
IDSX	drain-source cut-off current	-V <sub>GS</sub> = 10 V V <sub>DS</sub> = 5 V	-	-	3	nA
I <sub>DSS</sub>	drain current	V <sub>GS</sub> = 0 V <sub>DS</sub> = 15 V	J108 J109 J110	80 40 10	- - -	mA
-V <sub>(BR)</sub> GSS	gate-source breakdown voltage	-l <sub>G</sub> = 1 μA V <sub>DS</sub> = 0		-	25	V
VGS(off)	gate-source cut-off voltage	I <sub>D</sub> = 1 μA V <sub>DS</sub> = 5 V	J108 J109 J110	3 2 0.5	10 6 4	٧
R <sub>DS(on)</sub>	drain-source on-resistance	V <sub>GS</sub> = 0 V V <sub>DS</sub> = 0.1 V	J108 J109 J110	- - -	8 12 18	Ω

## **N-channel junction FETs**

#### J108/J109/J110

#### **DYNAMIC CHARACTERISTICS**

 $T_j = 25$  °C.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
C <sub>is</sub>	input capacitance	V <sub>DS</sub> = 0 -V <sub>GS</sub> = 10 V f = 1 MHz	15	30	pF
C <sub>is</sub>	input capacitance	$V_{DS} = 0$ $-V_{GS} = 0$ $f = 1 \text{ MHz}$ $T_{amb} = 25 \text{ °C}$	50	85	pF
C <sub>rs</sub>	feedback capacitance	V <sub>DS</sub> = 0 -V <sub>GS</sub> = 10 V f = 1 MHz	8	15	pF
Switching	times (see Fig.2)				
t <sub>d</sub>	delay time	note 1	2	-	ns
t <sub>on</sub>	turn-on time	note 1	4	-	ns
t <sub>s</sub>	storage time	note 1	4	-	ns
t <sub>off</sub>	turn-off time	note 1	6	-	ns

#### **Notes**


1. Test conditions for switching times are as follows:

$$V_{DD} = 1.5 \text{ V}, V_{GS} = 0 \text{ to } -V_{GS(off)}$$
 (all types);

$$-V_{GS(off)} = 12 \text{ V}, R_L = 100 \Omega \text{ (J108)};$$


$$-V_{GS(off)} = 7 \text{ V, R}_{L} = 100 \Omega \text{ (J109)};$$

$$-V_{GS(off)} = 5 \text{ V, R}_{L} = 100 \Omega \text{ (J110)}.$$



## N-channel junction FETs

## J108/J109/J110



## N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical silicon n-channel junction FETs in plastic TO-92 envelopes. They are intended for applications such as analog switches, choppers, commutators etc.

#### **Features**

- High speed switching
- Interchangeability of drain and source connections
- Low RDS on at zero gate voltage

#### QUICK REFERENCE DATA

			J111	J112	J113	<u> </u>
Drain-source voltage	${}^{\pm }V_{DS}$	max.	40	40	40	٧
Drain current						
$V_{DS} = 15 V; V_{GS} = 0$	IDSS	min.	20	5	2	mΑ
Total power dissipation						
up to T <sub>amb</sub> = 50 °C	P <sub>tot</sub>	max.	400	400	400	mW
Gate-source cut-off voltage		min	3	1	0.5	V
$V_{DS} = 5 \text{ V}; I_{D} = 1 \mu \text{A}$	-VGS off	min.	10	5	0.5 3	v
		max.	10	9	3	V
Drain-source on-state resistance				l		
$V_{DS} = 0.1 V; V_{GS} = 0$	$R_{DS}$ on	max.	30	50	100	Ω

#### **MECHANICAL DATA**

Fig.1 TO-92.

#### **Pinning**


1 = Gate

2 = Source 3 = Drain

g d s




Dimensions in mm



0.67 max

Note: Drain and source are interchangeable.



668

July 1993

RA	T	IN	GS.

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	±V <sub>DS</sub>	may		40.17
<del>-</del>	± V DS	max.		40 V
Gate-source voltage	-V <sub>GSO</sub>	max.		40 V
Gate-drain voltage	-V <sub>GDO</sub>	max.		40 V
Gate forward current (DC)	IG .	max.		50 mA
Total power dissipation				
up to T <sub>amb</sub> = 50 °C	P <sub>tot</sub>	max.		400 mW
Storage temperature range	T <sub>stg</sub>		-65 to +	150 °C
Junction temperature	Tj	max.		150 °C

#### THERMAL RESISTANCE

From junction to ambient in free air

R<sub>th j-a</sub> =

250 K/W

### STATIC CHARACTERISTICS

 $T_j = 25$  °C unless otherwise specified

			J111	J112	J113	3
Gate reverse current						_
$-V_{GS} = 15 \text{ V}; V_{DS} = 0$	-I <sub>GSS</sub>	max.	1	1	1	nΑ
Drain cut-off current						
$V_{DS} = 5 \text{ V}; -V_{GS} = 10 \text{ V}$	<sup>−l</sup> DSX	max.	1	1	1	nA
Drain saturation current						
$V_{DS} = 15 V; V_{GS} = 0$	<sup>I</sup> DSS	min.	20	5	2	mA
Gate-source breakdown voltage						
$-I_G = 1 \mu A; V_{DS} = 0$	-V <sub>(BR)GSS</sub>	min.	40	40	40	V
Gate-source cut-off voltage						
$V_{DS} = 5 \text{ V; ID} = 1 \mu \text{A}$	-VGS off	min.	3	1	0.5	V
	03 011	max.	10	5	- 3	V
Drain-source on-state resistance						
$V_{DS} = 0.1 V; V_{GS} = 0$	R <sub>DS</sub> on	max.	30	50	100	Ω

#### **DYNAMIC CHARACTERISTICS**

T<sub>i</sub> = 25 °C unless otherwise specified

#### Input capacitance

$V_{DS} = 0$ ; $-V_{GS} = 10 V$ ; $f = 1 MHz$	C <sub>is</sub>	typ.	6 pF
$V_{DS} = -V_{GS} = 0$ ; f = 1 MHz	C <sub>is</sub>	typ. max.	22 pF 28 pF

#### Feedback capacitance

$$V_{DS} = 0$$
;  $-V_{GS} = 10 \text{ V}$ ;  $f = 1 \text{ MHz}$   $C_{rs}$  typ. 3 pF

#### Switching times

#### test conditions

$$V_{DD} = 10 V$$
;  $V_{GS} = 0$  to  $V_{GSoff}$ 

$$-V_{GS\ off}$$
 = 12 V; R<sub>L</sub> = 750  $\Omega$  for J111

$$-V_{GS off} = 7 V; R_L = 1550 \Omega \text{ for J112}$$

$$-V_{GS \text{ off}} = 5 \text{ V}$$
; R<sub>L</sub> = 3150  $\Omega$  for J113


Rise time

Turn-on time

Fall time

Turn-off time

tr	typ.	6 (	ns
ton	typ.	13 (	ns
tf	typ.	15	ns
toff	typ.	35 1	ns






Fig.2 Switching times test circuit.

Fig.3 Input and output waveforms.

## P-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Silicon symmetrical p-channel junction FETs in a plastic TO-92 envelope and intended for application with analog switches, choppers, commutators etc.

A special feature is the interchangeability of the drain and source connections.


#### **QUICK REFERENCE DATA**

± V <sub>DS</sub>	max.		30	)		٧
$v_{GSO}$	max.		30	)		V
$-I_{G}$	max.		50	)		mΑ
P <sub>tot</sub>	max.		400	)		mW
		J174	J175	J176	J177	
<sup>−l</sup> DSS	min. max.	20 135	7 70	2 35	1.5 20	mA mA
R <sub>DS on</sub>	max.	85	125	250	300	Ω
	V <sub>GSO</sub> -I <sub>G</sub> P <sub>tot</sub>	V <sub>GSO</sub> max.  -I <sub>G</sub> max.  P <sub>tot</sub> max.  -I <sub>DSS</sub> min. max.	V <sub>GSO</sub> max.  -I <sub>G</sub> max.  P <sub>tot</sub> max.  -I <sub>DSS</sub> min. 20 max. 135	V <sub>GSO</sub> max. 30  -I <sub>G</sub> max. 50  P <sub>tot</sub> max. 400  -I <sub>DSS</sub> min. 20 7  max. 135 70	V <sub>GSO</sub> max. 30 -I <sub>G</sub> max. 50  P <sub>tot</sub> max. 400  -I <sub>DSS</sub> min. 20 7 2 max. 135 70 35	V <sub>GSO</sub> max. 30 -I <sub>G</sub> max. 50  P <sub>tot</sub> max. 400  -I <sub>DSS</sub> min. 20 7 2 1.5 max. 135 70 35 20

#### **MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-92.



Note: Drain and source are interchangeable.

RATINGS							
Limiting values in accordance with the Al	osolute Maximu	m Syste	em (IEC	C 134)			
Drain-source voltage	$^{\pm}$ V $_{ m DS}$	max.		30	)		V
Gate-source voltage	$V_{GSO}$	max.		30	)		V
Gate-drain voltage	$v_{GDO}$	max.		30	)		V
Gate current (DC)	$-I_G$	max.		50	)		mΑ
Total power dissipation up to T <sub>amb</sub> = 50 °C	P <sub>tot</sub>	max.		400	)		mW
Storage temperature range	$T_{stg}$			–65 to −	⊦ 150		оС
Junction temperature	$T_{j}$	max.		150	)		оС
THERMAL RESISTANCE							
From junction to ambient in free air	R <sub>th j-a</sub>	=		250	)		K/W
STATIC CHARACTERISTICS							
T <sub>i</sub> = 25 °C unless otherwise specified			J174	J175	J176	J177	
$T_j = 25$ °C unless otherwise specified Gate cut-off current $V_{GS} = 20 \text{ V}; V_{DS} = 0$	I <sub>GSS</sub>	max.	<b>J174</b>	<b>J17</b> 5	<b>J176</b>	<b>J177</b>	nA
$T_j = 25$ °C unless otherwise specified Gate cut-off current	IGSS -IDSX	max.					nA nA
$T_j = 25$ °C unless otherwise specified Gate cut-off current $V_{GS} = 20$ V; $V_{DS} = 0$ Drain cut-off current			1 1 20	1	1	1	
$T_j = 25$ °C unless otherwise specified Gate cut-off current $V_{GS} = 20$ V; $V_{DS} = 0$ Drain cut-off current $-V_{DS} = 15$ V; $V_{GS} = 10$ V Drain current $-V_{DS} = 15$ V; $V_{GS} = 0$ Gate-source breakdown voltage $I_G = 1$ $\mu$ A; $V_{DS} = 0$	<sup>–l</sup> DSX	max.	1 1 20	1 1 7	1 1 2	1 1 1.5	nA mA
$T_j$ = 25 °C unless otherwise specified Gate cut-off current $V_{GS}$ = 20 V; $V_{DS}$ = 0 Drain cut-off current $-V_{DS}$ = 15 V; $V_{GS}$ = 10 V Drain current $-V_{DS}$ = 15 V; $V_{GS}$ = 0 Gate-source breakdown voltage	-I <sub>DSX</sub>	max. min. max.	1 1 20 135	1 1 7 70	1 1 2 35	1 1 1.5 20	nA mA mA

pF

pF

#### **DYNAMIC CHARACTERISTICS**

 $T_j = 25$  °C unless otherwise specified Input capacitance, f = 1 MHz

 $^{\rm C_{is}}_{\rm C_{is}}$ 

typ.

typ.

V <sub>GS</sub> = 10 V; V <sub>DS</sub> = 0 V
$V_{GS} = V_{DS} = 0$
Feedback capacitance, f = 1 MHz
$V_{GS} = 10 \text{ V}; V_{DS} = 0 \text{ V}$

Switching times (see Fig. 2 + 3)

Delay time
Rise time
Turn-on time
Storage time
Fall time
Turn-off time

Test condit	tions:
-------------	--------

C <sub>rs</sub>	typ.		4	ŀ		рF
		J174	J175	J176	J177	
t <sub>d</sub>	typ.	2	5	15	20	ns
t <sub>r</sub>	typ.	5	- 10	20	25	ns
ton	typ.	7	15	35	45	ns
$t_S$	typ.	5	10	15	20	ns
t <sub>f</sub>	typ.	10	20	20	25	ns
toff	typ.	15	30	35	45	ns
-v <sub>DD</sub>		10	6	6	6	٧
$V_{GSoff}$		12	8	6	3	٧
$R_{L}$		560	1200	2000	2900	Ω
$V_{GSon}$		0	0	0	0	٧

30




Fig. 2 Switching times test circuit.




Fig. 3 Input and output waveforms;  $t_d + t_r = t_{on}$   $t_s + t_f = t_{off}.$ 

J308/309/310

#### **FEATURES**

- · Low noise
- Interchangeability of drain and source connections
- · High gain.


#### **DESCRIPTION**

Silicon symmetrical n-channel junction FETs in a TO-92 envelope. They are intended for use in the AM input stage in car radios and in UHF/VHF amplifiers, oscillators and mixers.

#### PINNING - TO-92

PIN	DESCRIPTION		
1	gate		
2	source		
3	drain		

#### PIN CONFIGURATION



#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
±V <sub>DS</sub>	drain-source voltage		-	25	V
l <sub>oss</sub>	drain current	V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0			
	J308		12	60	mA
	J309		12	30	mA
1	J310		24	60	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 50 °C	-	400	mW
-V <sub>GS(off)</sub>	gate-source cut-off voltage	$V_{DS} = 10 \text{ V};$ $I_{D} = 1 \mu A$			
	J308		1	6.5	V
	J309		1	4	V
	J310		2	6.5	V
Yis	common-source transfer admittance	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 10 mA	10	-	mS

J308/309/310

#### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
±V <sub>os</sub>	drain-source voltage		<b> -</b>	25	٧
-V <sub>GSO</sub>	gate-source voltage		_	25	٧
-V <sub>gDO</sub>	gate-drain voltage		-	25	٧
l <sub>G</sub>	forward gate current	DC value	-	50	mA
Ptot	total power dissipation	up to T <sub>amb</sub> = 50 °C	-	400	mW
T <sub>stg</sub>	storage temperature range	·	-65	150	°C
T,	junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient (note 1)	250	K/W

#### Note

 Device mounted on a printed-circuit board, maximum lead length 4 mm, mounting pad for the drain lead minimum 10 x 10 mm

J308/309/310

#### STATIC CHARACTERISTICS

 $T_i = 25$  °C.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
-V <sub>(BR)GSS</sub>	gate-source breakdown voltage	$-I_{G} = 1 \mu A$ $V_{DS} = 0$	25	-		٧
l <sub>oss</sub>	drain current	V <sub>OS</sub> = 10 V; V <sub>GS</sub> = 0				
	J308		12	-	60	mA
	J309		12	-	30	mA
	J310		24	-	60	mA
-l <sub>GSS</sub>	reverse gate leakage current	-V <sub>GS</sub> = 15 V; V <sub>DS</sub> = 0	-	-	1	nA
V <sub>GSS</sub>	gate-source forward voltage	$V_{DS} = 0;$ $I_{G} = 1 \text{ mA}$	-	-	1	٧
-V <sub>GS(off)</sub>	gate-source cut-off voltage	$V_{DS} = 10 \text{ V};$ $I_{D} = 1  \mu\text{A}$				
	J308		1	-	6.5	V
	J309		1	-	4	V
	J310		2	-	6.5	V
R <sub>DS(on)</sub>	drain-source on-resistance	$V_{DS} = 100 \text{ mV};$ $V_{GS} = 0$	-	50	-	Ω
Y <sub>fs</sub>	common-source transfer admittance	$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA}$	10	-	-	mS
Y <sub>os</sub>	common-source output admittance	$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA}$	-	-	250	μS


J308/309/310

#### **DYNAMIC CHARACTERISTICS**

T; = 25 °C.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
C <sub>'s</sub>	input capacitance	$V_{OS} = 10 \text{ V};$ $-V_{GS} = 10 \text{ V};$ f = 1  MHz	3	5	pF
		$V_{DS} = 10 \text{ V};$ $-V_{GS} = 0;$ $T_{amb} = 25 \text{ °C}$	6	in a	pF
C <sub>rs</sub>	feedback capacitance	V <sub>DS</sub> = 0; -V <sub>GS</sub> = 10 V; f = 1 MHz	1.3	2.5	pF
g <sub>is</sub>	common-source input conductance	$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 100 \text{ MHz}$	200	-	μS
		$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 450 \text{ MHz}$	3	-	mS
9ts	common-source transfer conductance	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 10 mA; f = 100 MHz	13	-	mS
		$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 450 \text{ MHz}$	12	-	mS
−g <sub>rs</sub>	common-source feedback conductance	$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 100 \text{ MHz}$	30	-	μS
		$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 450 \text{ MHz}$	450	_	μS
g <sub>os</sub>	common-source output conductance	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 10 mA; f = 100 MHz	150	_	μS
		V <sub>DS</sub> = 10 V; I <sub>D</sub> = 10 mA; f = 450 MHz	400	-	μS
e <sub>n</sub>	equivalent input noise voltage	V <sub>os</sub> = 10 V; I <sub>D</sub> = 10 mA; f = 100 Hz	6	-	<u>nV</u> √Hz


J308/309/310



J308, 309 & 310.

 $V_{DS} = 10 \text{ V}; T_j = 25 \text{ °C}.$ 


Fig.2 Drain current as a function of gate-source cut-off voltage.



J308, 309 & 310.

 $V_{DS} = 10 \text{ V}; I_D = 10 \text{ mA}; T_i = 25 \text{ °C}.$ 


Fig.3 Common-source transfer admittance as a function of gate-source cut-off voltage.



J308, 309 & 310.

 $V_{DS} = 10 \text{ V}; I_{D} = 10 \text{ mA}; T_{i} = 25 \text{ °C}.$ 

Fig.4 Common-source output conductance as a function of gate-source cut-off voltage.




J308, 309 & 310.

 $V_{DS} = 0.1 \text{ V}; V_{GS} = 0; T_i = 25 \text{ °C}.$ 

Fig.5 Drain-source on resistance as a function of gate-source cut-off voltage.


J308/309/310



J308.

 $T_i = 25$  °C.


Fig.6 Output characteristics, typical values.



J308.

 $V_{DS} = 10 \text{ V}; T_i = 25 \text{ °C}.$ 


Fig.7 Input characteristics, typical values.



0000.

 $T_j = 25$  °C.

Fig.8 Output characteristics, typical values.




J309.

 $V_{DS} = 10 \text{ V}; T_i = 25 \text{ °C}.$ 

Fig.9 Input characteristics, typical values.

J308/309/310








Fig.11 Input characteristics, typical values.



J308, 309 & 310.  $V_{OS} = 10 \text{ V}; T_j = 25 \text{ °C}.$ 


Fig.12 Feedback capacitance, typical values.



 $V_{DS} = 10 \text{ V}; T_i = 25 \,^{\circ}\text{C}.$ 

Fig.13 Input capacitance, typical values.

680 April 1995








Fig.14 Drain current as a function of gate-source voltage, typical values.



J308/309/310






Fig.17 Gate current as a function of junction temperature, typical values.

# N-channel silicon field-effect transistors

J308/309/310







Fig.18 Input admittance, typical values.







683

PHC21025

#### **FEATURES**

- · High speed switching
- · No secondary breakdown
- · Very low on-resistance.

### **APPLICATIONS**


 Motor and actuator driver, power management, synchronized rectifying etc.

### PINNING - SO8 (SOT96-1)

PIN	SYMBOL	DESCRIPTION
1	S <sub>1</sub>	source 1
2	<b>g</b> 1	gate 1
3	s <sub>2</sub>	source 2
4	<b>9</b> 2	gate 2
5	d <sub>2</sub>	drain 2
6	$d_2$	drain 2
7	d <sub>1</sub>	drain 1
8	d <sub>1</sub>	drain 1

#### DESCRIPTION

One N-channel and one P-channel enhancement mode MOS transistor in an 8-pin plastic SO8 (SOT96-1) package.



### CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT		
Per channel	Per channel						
V <sub>DS</sub>	drain-source voltage (DC)						
	N-channel		-	30	V		
	P-channel		-	-30	V		
V <sub>SD</sub>	source-drain diode forward voltage						
	N-channel	I <sub>S</sub> = 1.25 A	_	1.2	V		
	P-channel	I <sub>S</sub> = -1.25 A	-	-1.6	V		
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	-	±20	٧		
V <sub>GSth</sub>	gate-source threshold voltage				V		
	N-channel	$V_{DS} = V_{GS}$ ; $I_D = 1 \text{ mA}$	1	2.8	V		
	P-channel	$V_{DS} = V_{GS}$ ; $I_D = -1 \text{ mA}$	_1	-2.8	V		
I <sub>D</sub>	drain current (DC)						
	N-channel		-	3.5	Α		
	P-channel		_	-2.3	Α		
R <sub>DSon</sub>	drain-source on-state resistance						
	N-channel	$V_{GS} = 10 \text{ V}; I_D = 2.2 \text{ A}$	_	0.1	Ω		
	P-channel	$V_{GS} = -10 \text{ V}; I_D = -1 \text{ A}$	_	0.25	Ω		
P <sub>tot</sub>	total power dissipation	up to T <sub>s</sub> = 80 °C	-	2	W		

PHC21025

### **LIMITING VALUES**


In accordance with the Absolute Maximum Rating System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per chann	el				-
V <sub>DS</sub>	drain-source voltage (DC)				
	N-channel		-	30	v
	P-channel		\ <u>-</u>	-30	ν
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	-	±20	V
I <sub>D</sub>	drain current (DC)	T <sub>s</sub> ≤ 80°C			
	N-channel		-	3.5	Α
	P-channel		]_	-2.3	Α
I <sub>DM</sub>	peak drain current	note 1			
	N-channel		-	14	Α
	P-channel		-	-10	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>s</sub> = 80 °C; note 2	-	2	W
		up to T <sub>amb</sub> = 25 °C; note 3	-	2	W
		up to $T_{amb} = 25$ °C; note 4	-	1	W
		up to T <sub>amb</sub> = 25 °C; note 5	_	1.3	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		_	150	°C
Source-di	rain diode				
I <sub>S</sub>	source current (DC)	T <sub>s</sub> ≤ 80°C			
	N-channel		_	1.5	Α
	P-channel		_	-1.25	Α
I <sub>SM</sub>	peak pulsed source current	note 1			
	N-channel		-	6	Α
	P-channel		-	<b>-</b> 5	Α


### **Notes**

- 1. Pulse width and duty cycle limited by maximum junction temperature.
- 2. Maximum permissible dissipation per MOS transistor. (So both devices may be loaded up to 2 W at the same time).
- Maximum permissible dissipation per MOS transistor. Value based on PCB with a R<sub>th a-tp</sub> (ambient to tie-point) of 27.5 K/W.
- Maximum permissible dissipation per MOS transistor. Value based on PCB with a R<sub>th a-tp</sub> (ambient to tie-point) of 90 K/W.
- Maximum permissible dissipation if only one MOS transistor dissipates. Value based on PCB with a R<sub>th a-tp</sub> (ambient to tie-point) of 90 K/W.

PHC21025







November 1994

686

PHC21025

# THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-s</sub>	thermal resistance from junction to soldering point	35	K/W

# **CHARACTERISTICS**


 $T_j = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per channel				<b></b>		<u> </u>
V <sub>(BR)DSS</sub>	drain-source breakdown voltage					
	N-channel	$V_{GS} = 0$ ; $I_D = 10 \mu A$	30	-	-	V
	P-channel	$V_{GS} = 0$ ; $I_D = -10 \mu A$	-30	_	_	V
V <sub>GSth</sub>	gate-source threshold voltage					
	N-channel	$V_{GS} = V_{DS}$ ; $I_D = 1 \text{ mA}$	1	_	2.8	v
	P-channel	$V_{GS} = V_{DS}$ ; $I_D = -1 \text{ mA}$	-1	_	-2.8	v
I <sub>DSS</sub>	drain-source leakage current					
	N-channel	V <sub>GS</sub> = 0; V <sub>DS</sub> = 24 V	-	_	100	nA
	P-channel	$V_{GS} = 0; V_{DS} = -24 \text{ V}$	-	-	-100	nA
I <sub>GSS</sub>	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0$				
	N-channel		-	_	±100	nA
	P-channel		_	_	±100	nA
I <sub>Don</sub>	on-state drain current					
	N-channel	V <sub>GS</sub> = 10 V; V <sub>DS</sub> = 1 V	3.5	_	_	Α
		V <sub>GS</sub> = 4.5 V; V <sub>DS</sub> = 5 V	2	_	_	Α
	P-channel	$V_{GS} = -10 \text{ V}; V_{DS} = -1 \text{ V}$	-2.3	-	_	Α
		$V_{GS} = -4.5 \text{ V}; V_{DS} = -5 \text{ V}$	-1	-	_	Α
R <sub>DSon</sub>	drain-source on-state resistance					
	N-channel	$V_{GS} = 4.5 \text{ V}; I_D = 1 \text{ A}$	-	0.11	0.2	Ω
		V <sub>GS</sub> = 10 V; I <sub>D</sub> = 2.2 A	-	0.08	0.1	Ω
	P-channel	$V_{GS} = -4.5 \text{ V}; I_D = -0.5 \text{ A}$	-	0.33	0.4	Ω
		$V_{GS} = -10 \text{ V}; I_D = -1 \text{ A}$	_	0.22	0.25	Ω
y <sub>fs</sub>	forward transfer admittance					
	N-channel	$V_{DS} = 20 \text{ V}; I_D = 2.2 \text{ A}$	2	4.5	-	s
	P-channel	$V_{DS} = -20 \text{ V}; I_{D} = -1 \text{ A}$	1	2	-	s
C <sub>iss</sub>	input capacitance					
	N-channel	V <sub>GS</sub> = 0; V <sub>DS</sub> = 20 V; f = 1 MHz	-	250	-	pF
	P-channel	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$	-	250	-	pF
Coss	output capacitance					
	N-channel	V <sub>GS</sub> = 0; V <sub>DS</sub> = 20 V; f = 1 MHz	_	140	-	pF
	P-channel	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$	_	140	_	pF

PHC21025

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C <sub>rss</sub>	reverse transfer capacitance					
	N-channel	$V_{GS} = 0$ ; $V_{DS} = 20 \text{ V}$ ; $f = 1 \text{ MHz}$	_	50	-	pF
	P-channel	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$	-	50	_	pF
Qg	total gate charge					
	N-channel	$V_{GS} = 10 \text{ V}; V_{DS} = 15 \text{ V}; I_D = 2.3 \text{ A}$	-	10	30	nC
	P-channel	$V_{GS} = -10 \text{ V}; V_{DS} = -15 \text{ V}; I_D = -2.3 \text{ A}$	-	10	25	nC
Q <sub>gs</sub>	gate-source charge					
•	N-channel	$V_{GS} = 10 \text{ V}; V_{DS} = 15 \text{ V}; I_D = 2.3 \text{ A}$	-	1	-	nC
	P-channel	$V_{GS} = -10 \text{ V}; V_{DS} = -15 \text{ V}; I_D = -2.3 \text{ A}$	_	1	-	nC
Q <sub>gd</sub>	gate-drain charge					
-	N-channel	$V_{GS} = 10 \text{ V}; V_{DS} = 15 \text{ V}; I_D = 2.3 \text{ A}$	_	2.5	-	nC
	P-channel	$V_{GS} = -10 \text{ V}; V_{DS} = -15 \text{ V}; I_D = -2.3 \text{ A}$	_	3	_	nC
ton	turn-on time					
	N-channel	$V_{GS} = 0$ to 10 V; $V_{DD} = 20$ V; $I_{D} = 1$ A; $R_{L} = 20 \Omega$	-	15	40	ns
	P-channel	$V_{GS} = 0 \text{ to } -10 \text{ V}; V_{DD} = -20 \text{ V};$ $I_{D} = -1 \text{ A}; R_{L} = 20 \Omega$	_	20	80	ns
t <sub>off</sub>	turn-off time	·				
	N-channel	$V_{GS} = 10 \text{ to } 0 \text{ V}; V_{DD} = 20 \text{ V};$ $I_D = 1 \text{ A}; R_L = 20 \Omega$	_	25	140	ns
	P-channel	$V_{GS} = -10 \text{ to } 0 \text{ V}; V_{DD} = -20 \text{ V};$ $I_D = -1 \text{ A}; R_L = 20 \Omega$	-	50	140	ns
Source-drain	n diode					
V <sub>SD</sub>	source-drain diode forward voltage					
	N-channel	$V_{GS} = 0$ ; $I_S = 1.25 A$	-	-	1.2	V
	P-channel	$V_{GS} = 0$ ; $I_S = -1.25 A$	_	<u></u>	-1.6	V
t <sub>rr</sub>	reverse recovery time					
	N-channel	I <sub>S</sub> = 1.25 A; di/dt = 100 A/μs	_	35	100	ns
	P-channel	$I_S = -1.25 \text{ A}$ ; di/dt = 100 A/ $\mu$ s	-	150	200	ns

PHC21025








Fig.5 Capacitance as a function of drain-source voltage; N-channel; typical values.








Fig.8 Typical output characteristics; P-channel.

PHC21025




Fig.9 Typical transfer characteristics; N-channel.




Fig.10 Typical transfer characteristics; P-channel.






Fig.11 Gate-source voltage as a function of total gate charge; N-channel.



total gate charge; P-channel.

PHC21025




 $V_{GD} = 0$ .

(1)  $T_j = 150 \,^{\circ}\text{C}$ .

(2)  $T_j = 25 \, ^{\circ}\text{C}$ .

(3)  $T_j = -55$  °C.

Fig.13 Source current as a function of source-drain diode forward voltage; N-channel.




 $V_{GD} = 0$ .

(1)  $T_j = 150 \,^{\circ}\text{C}$ .

(2) T<sub>j</sub> = 25 °C.

(3)  $T_j = -55 \,^{\circ}\text{C}$ 


Fig.14 Source current as a function of source-drain diode forward voltage; P-channel.



 $k = \frac{V_{GSth} \text{ at } T_j}{V_{GSth} \text{ at } 25^{\circ}\text{C}}$ 

Typical  $V_{GSth}$  at  $I_D = 1$  mA;  $V_{DS} = V_{GS} = V_{th}$ .

Fig.15 Temperature coefficient of gate-source threshold voltage; N and P-channels.



 $k = \frac{R_{DSon} \text{ at } T_j}{R_{DSon} \text{ at } 25 \text{ °C}}$ 


Typical R<sub>DSon</sub> at:

(1)  $I_D = 2.2 \text{ A}$ ;  $V_{GS} = 10 \text{ V}$ .

(2)  $I_D = 1 A$ ;  $V_{GS} = 4.5 V$ .

Fig.16 Temperature coefficient of drain-source on-resistance; N-channel.

PHC21025






Fig.18 Transient thermal resistance from junction to soldering point as a function of pulse time; typical values.

**PHN105** 

### **FEATURES**

- · High speed switching
- · No secondary breakdown
- · Very low on-resistance.

### **APPLICATIONS**


 Motor and actuator driver, power management, synchronized rectifying, etc.

### **PINNING - SO8 (SOT96-1)**

ı	PIN	SYMBOL	DESCRIPTION
	1	n.c s	not connected
	2	s	source
0.5	3	s	source
	4	g	gate
	5	d	drain
	6	d	drain
	7	d	drain
	8	d	drain

### DESCRIPTION

N-channel enhancement mode MOS transistor in an 8-pin plastic SO8 (SOT96-1) package.



### **CAUTION**

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$V_{DS}$	drain-source voltage (DC)		-	20	V
$V_{SD}$	source-drain diode forward voltage	I <sub>S</sub> = 1.25 A	_	1.2	V
$V_{GSO}$	gate-source voltage (DC)	open drain	<b> </b> -	±20	V
$V_{GSth}$	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$	1	2.8	٧
I <sub>D</sub>	drain current (DC)		-	4.8	Α
R <sub>DSon</sub>	drain-source on-state resistance	$I_D = 5.5 \text{ A}; V_{GS} = 10 \text{ V}$	-	0.05	Ω
P <sub>tot</sub>	total power dissipation	up to T <sub>s</sub> = 80 °C	-	2	W

**PHN105** 

### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT	
V <sub>DS</sub>	drain-source voltage (DC)		-	20	V	
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	-	±20	٧	
I <sub>D</sub>	drain current (DC)	T <sub>s</sub> ≤ 80 °C	-	4.8	Α	
I <sub>DM</sub>	peak drain current	note 1	-	20	Α	
P <sub>tot</sub>	total power dissipation	up to T <sub>s</sub> = 80 °C	-	2	W	
		up to T <sub>amb</sub> = 25 °C; note 2	-	2	W	
		up to T <sub>amb</sub> = 25 °C; note 3	-	1.3	W	
T <sub>stg</sub>	storage temperature		-65	+150	°C	
Tj	operating junction temperature		-	150	°C	
Source-drain diode						
Is	source current (DC)	T <sub>s</sub> ≤ 80 °C	_	1.5	Α	
I <sub>SM</sub>	peak pulsed source current	note 1	_	12	Α	

### **Notes**

- 1. Pulse width and duty cycle limited by maximum junction temperature.
- 2. Value based on PCB with a  $R_{th\ a-tp}$  (ambient to tie-point) of 27.5 K/W.
- 3. Value based on PCB with a  $R_{th\ a-tp}$  (ambient to tie-point) of 90 K/W.

# THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-s</sub>	thermal resistance from junction to soldering point	35	K/W

**PHN105** 

# **CHARACTERISTICS**

 $T_j = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0$ ; $I_D = 10 \mu A$	20	_	_	V
V <sub>GSth</sub>	gate-source threshold voltage	$V_{GS} = V_{DS}$ ; $I_D = 1 \text{ mA}$	1	_	2.8	V
I <sub>DSS</sub>	drain-source leakage current	V <sub>GS</sub> = 0; V <sub>DS</sub> = 15 V	_	-	100	nA
I <sub>GSS</sub>	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0$	_		±100	nA
I <sub>Don</sub>	on-state drain current	V <sub>GS</sub> = 10 V; V <sub>DS</sub> = 5 V	7	_	-	Α
R <sub>DSon</sub>	drain-source on-state resistance	V <sub>GS</sub> = 4.5 V; I <sub>D</sub> = 2 A	_		0.1	Ω
		V <sub>GS</sub> = 10 V; I <sub>D</sub> = 4.4 A	-	Ī-	0.05	Ω
y <sub>fs</sub>	forward transfer admittance	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 1 A	tbf	-	-	S
C <sub>iss</sub>	input capacitance	V <sub>GS</sub> = 0; V <sub>DS</sub> = 10 V; f = 1 MHz	-	-	tbf	pF
Coss	output capacitance	V <sub>GS</sub> = 0; V <sub>DS</sub> = 10 V; f = 1 MHz	-	-	tbf	pF
C <sub>rss</sub>	reverse transfer capacitance	V <sub>GS</sub> = 0; V <sub>DS</sub> = 10 V; f = 1 MHz	-	-	tbf	pF
$Q_g$	total gate charge	$V_{GS} = 10 \text{ V}; V_{DS} = 10 \text{ V}; I_D = 1.8 \text{ A}$	-	_	tbf	nC
$Q_{gs}$	gate-source charge	$V_{GS} = 10 \text{ V}; V_{DS} = 10 \text{ V}; I_D = 1.8 \text{ A}$	_	_	tbf	nC
$Q_{gd}$	gate-drain charge	$V_{GS} = 10 \text{ V}; V_{DS} = 10 \text{ V}; I_D = 1.8 \text{ A}$	-	-	tbf	nC
t <sub>on</sub>	turn-on time	$V_{GS} = 0$ to 10 V; $V_{DD} = 10$ V; $I_D = 1$ A; $R_L = 10 \Omega$	-	-	tbf	ns
t <sub>off</sub>	turn-off time	$V_{GS} = 10 \text{ to } 0 \text{ V}; V_{DD} = 10 \text{ V};$ $I_D = 1 \text{ A}; R_L = 10 \Omega$	-	-	tbf	ns
Source-dr	Source-drain diode					
$V_{SD}$	source drain diode forward voltage	V <sub>GS</sub> = 0; I <sub>S</sub> = 1.25 A	<u> </u>	T-	1.2	V
t <sub>rr</sub>	reverse recovery time	I <sub>S</sub> = 1.25 A; di/dt = 100 A/μs	-	1-	tbf	ns

**PHN110** 

### **FEATURES**

- · High speed switching
- No secondary breakdown
- · Very low on-resistance.

### **APPLICATIONS**


 Motor and actuator driver, power management, anductors synchronized rectifying, etc.

### PINNING - SO8 (SOT96-1)

	PIN	SYMBOL	DESCRIPTION		
	1	n.c	not connected		
	2	s	source		
0.5	3	s	source		
	4	g	gate		
	5	d	drain		
l	6	d	drain		
	7	d	drain		
	8	d	drain		

### **DESCRIPTION**

N-channel enhancement mode MOS transistor in an 8-pin plastic SO8 (SOT96-1) package.



### CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		-	30	V
V <sub>SD</sub>	source-drain diode forward voltage	I <sub>S</sub> = 1.25 A	-	1.2	٧
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	<b> </b> -	±20	V
V <sub>GSth</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$	1	2.8	٧
I <sub>D</sub>	drain current (DC)		-	3.5	Α
R <sub>DSon</sub>	drain-source on-state resistance	$I_D = 2.2 \text{ A}; V_{GS} = 10 \text{ V}$	_	0.1	Ω
P <sub>tot</sub>	total power dissipation	up to T <sub>s</sub> = 80 °C	_	2	W

**PHN110** 

### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT				
V <sub>DS</sub>	drain-source voltage (DC)		-	30	V				
$V_{GSO}$	gate-source voltage (DC)	open drain	-	±20	V				
I <sub>D</sub>	drain current (DC)	T <sub>s</sub> ≤ 80 °C	-	3.5	Α				
I <sub>DM</sub>	peak drain current	note 1	-	14	Α				
P <sub>tot</sub>	total power dissipation	up to T <sub>s</sub> = 80 °C	_	2	W				
		up to T <sub>amb</sub> = 25 °C; note 2	_	2	W				
		up to T <sub>amb</sub> = 25 °C; note 3	-	1.3	W				
T <sub>stg</sub>	storage temperature		-65	+150	∘C				
$T_j$	operating junction temperature		_	150	°C				
Source-drain diode									
Is	source current (DC)	T <sub>s</sub> ≤ 80 °C	-	1.5	Α				
I <sub>SM</sub>	peak pulsed source current	note 1	-	6	Α				

#### **Notes**

- 1. Pulse width and duty cycle limited by maximum junction temperature.
- 2. Value based on PCB with a Rth a-tp (ambient to tie-point) of 27.5 K/W.
- 3. Value based on PCB with a Rth a-tp (ambient to tie-point) of 90 K/W.

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-s</sub>	thermal resistance from junction to soldering point	35	K/W

**PHN110** 

# **CHARACTERISTICS**

 $T_j = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT		
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0$ ; $I_D = 10 \mu A$	30	_	_	V		
$V_{GSth}$	gate-source threshold voltage	$V_{GS} = V_{DS}$ ; $I_D = 1 \text{ mA}$	1	-	2.8	V		
I <sub>DSS</sub>	drain-source leakage current	$V_{GS} = 0; V_{DS} = 24 \text{ V}$	_	-	100	nA		
I <sub>GSS</sub>	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0$	_	-	±100	nA		
I <sub>Don</sub>	on-state drain current	V <sub>GS</sub> = 10 V; V <sub>DS</sub> = 1 V	3.5	-	_	Α		
		$V_{GS} = 4.5 \text{ V}; V_{DS} = 5 \text{ V}$	2	-	-	Α		
R <sub>DSon</sub>	drain-source on-state resistance	V <sub>GS</sub> = 4.5 V; I <sub>D</sub> = 1 A	-	0.11	0.2	Ω		
		$V_{GS} = 10 \text{ V}; I_D = 2.2 \text{ A}$	-	0.08	0.1	Ω		
y <sub>fs</sub>	forward transfer admittance	$V_{DS} = 20 \text{ V}; I_D = 2.2 \text{ A}$	2	4.5	_	S		
C <sub>iss</sub>	input capacitance	V <sub>GS</sub> = 0; V <sub>DS</sub> = 20 V; f = 1 MHz	_	250	-	pF		
Coss	output capacitance	V <sub>GS</sub> = 0; V <sub>DS</sub> = 20 V; f = 1 MHz	_	140	-	pF		
C <sub>rss</sub>	reverse transfer capacitance	$V_{GS} = 0$ ; $V_{DS} = 20 \text{ V}$ ; $f = 1 \text{ MHz}$	-	50	<b> </b>	pF		
$\mathbf{Q}_{g}$	total gate charge	$V_{GS} = 10 \text{ V}; V_{DS} = 15 \text{ V}; I_D = 2.3 \text{ A}$	_	10	30	nC		
$Q_{gs}$	gate-source charge	$V_{GS} = 10 \text{ V}; V_{DS} = 15 \text{ V}; I_D = 2.3 \text{ A}$	_	1	-	nC		
$Q_{gd}$	gate-drain charge	$V_{GS} = 10 \text{ V}; V_{DS} = 15 \text{ V}; I_D = 2.3 \text{ A}$	-	2.5	-	nC		
t <sub>on</sub>	turn-on time	$V_{GS} = 0$ to 10 V; $V_{DD} = 20$ V; $I_D = 1$ A; $R_L = 20 \Omega$	_	15	40	ns		
t <sub>off</sub>	turn-off time	$V_{GS} = 10 \text{ to } 0 \text{ V}; V_{DD} = 20 \text{ V};$ $I_D = 1 \text{ A}; R_L = 20 \Omega$	_	25	140	ns		
Source-drain diode								
V <sub>SD</sub>	source drain diode forward voltage	V <sub>GS</sub> = 0; I <sub>S</sub> = 1.25 A	<u> </u>	<b> </b> -	1.2	٧		
t <sub>rr</sub>	reverse recovery time	I <sub>S</sub> = 1.25 A; di/dt = 100 A/μs	-	35	100	ns		

**PHN210** 

### **FEATURES**

- · High speed switching
- · No secondary breakdown
- · Very low on-resistance.

### **APPLICATIONS**


 Motor and actuator driver, power management, synchronized rectifying, etc.

### PINNING - SO8 (SOT96-1)

PIN	SYMBOL	DESCRIPTION
1	S <sub>1</sub>	source 1
2	g <sub>1</sub>	gate 1
3	s <sub>2</sub>	source 2
4	g <sub>2</sub>	gate 2
5	d <sub>2</sub>	drain 2
6	d <sub>2</sub>	drain 2
7	d <sub>1</sub>	drain 1
8	d <sub>1</sub>	drain 1

### **DESCRIPTION**

Two N-channel enhancement mode MOS transistors in an 8-pin plastic SO8 (SOT96-1) package.



### CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT			
Per N-channel								
V <sub>DS</sub>	drain-source voltage (DC)		_	30	V			
V <sub>SD</sub>	source-drain diode forward voltage	I <sub>S</sub> = 1.25 A	_	1.2	V			
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	_	±20	V			
V <sub>GSth</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$	1	2.8	V			
I <sub>D</sub>	drain current (DC)		-	3.5	Α			
R <sub>DSon</sub>	drain-source on-state resistance	$I_D = 2.2 \text{ A}; V_{GS} = 10 \text{ V}$	-	0.1	Ω			
P <sub>tot</sub>	total power dissipation	up to T <sub>s</sub> = 80 °C	-	2	W			

Philips Semiconductors Product specification

# Dual N-channel enhancement mode MOS transistor

**PHN210** 

### **LIMITING VALUES**


In accordance with the Absolute Maximum Rating System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per N-cha	nnel				
V <sub>DS</sub>	drain-source voltage (DC)		-	30	V
$V_{GSO}$	gate-source voltage (DC)	open drain	_	±20	V
I <sub>D</sub>	drain current (DC)	T <sub>s</sub> ≤ 80° C	-	3.5	Α
I <sub>DM</sub>	peak drain current	note 1	-	14	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>s</sub> = 80 °C; note 2	_	2	W
		up to T <sub>amb</sub> = 25 °C; note 3	-	2	W
		up to T <sub>amb</sub> = 25 °C; note 4	_	1	W
		up to T <sub>amb</sub> = 25 °C; note 5	_	1.3	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		_	150	°C
Source-dr	ain diode				
I <sub>S</sub>	source current (DC)	T <sub>s</sub> ≤ 80 °C	-	1.5	Α
I <sub>SM</sub>	peak pulsed source current	note 1	_	6	Α

#### Notes

- 1. Pulse width and duty cycle limited by maximum junction temperature.
- 2. Maximum permissible dissipation per MOS transistor. (So both devices may be loaded up to 2 W at the same time).
- Maximum permissible dissipation per MOS transistor. Value based on PCB with a R<sub>th a-tp</sub> (ambient to tie-point) of 27.5 K/W.
- Maximum permissible dissipation per MOS transistor. Value based on PCB with a R<sub>th a-tp</sub> (ambient to tie-point) of 90 K/W.
- Maximum permissible dissipation if only one MOS transistor dissipates. Value based on PCB with a R<sub>th a-tp</sub> (ambient to tie-point) of 90 K/W.

Product specification





**PHN210** 

# THERMAL CHARACTERISTICS


SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-s</sub>	thermal resistance from junction to soldering point	35	K/W


### **CHARACTERISTICS**


 $T_i = 25$  °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per N-chann	el		Lancaria (1991)		<del></del>	
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	V <sub>GS</sub> = 0; I <sub>D</sub> = 10 μA	30	T-	<b>[</b> -	٧
V <sub>GSth</sub>	gate-source threshold voltage	$V_{GS} = V_{DS}$ ; $I_D = 1 \text{ mA}$	1	-	2.8	٧
I <sub>DSS</sub>	drain-source leakage current	V <sub>GS</sub> = 0; V <sub>DS</sub> = 24 V	-	-	100	nA
IGSS	gate leakage current	V <sub>GS</sub> = ±20 V; V <sub>DS</sub> = 0	-	-	±100	nA
I <sub>Don</sub>	on-state drain current	V <sub>GS</sub> = 10 V; V <sub>DS</sub> = 1 V	3.5	_	_	Α
		$V_{GS} = 4.5 \text{ V}; V_{DS} = 5 \text{ V}$	2	_	<b> </b> -	Α
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 4.5 \text{ V}; I_D = 1 \text{ A}$	-	0.11	0.2	Ω
		$V_{GS} = 10 \text{ V}; I_D = 2.2 \text{ A}$	-	0.08	0.1	Ω
y <sub>fs</sub>	forward transfer admittance	$V_{DS} = 20 \text{ V}; I_D = 2.2 \text{ A}$	2	4.5	-	S
C <sub>iss</sub>	input capacitance	V <sub>GS</sub> = 0; V <sub>DS</sub> = 20 V; f = 1 MHz	_	250	-	pF
Coss	output capacitance	V <sub>GS</sub> = 0; V <sub>DS</sub> = 20 V; f = 1 MHz	-	140	Ī-	pF
C <sub>rss</sub>	reverse transfer capacitance	V <sub>GS</sub> = 0; V <sub>DS</sub> = 20 V; f = 1 MHz	-	50	-	pF
Qg	total gate charge	$V_{GS} = 10 \text{ V}; V_{DS} = 15 \text{ V}; I_D = 2.3 \text{ A}$	-	10	30	nC
Q <sub>gs</sub>	gate-source charge	$V_{GS} = 10 \text{ V}; V_{DS} = 15 \text{ V}; I_D = 2.3 \text{ A}$	-	1	-	nC
Q <sub>gd</sub>	gate-drain charge	$V_{GS} = 10 \text{ V}; V_{DS} = 15 \text{ V}; I_D = 2.3 \text{ A}$	-	2.5	-	nC
ton	turn-on time	$V_{GS} = 0$ to 10 V; $V_{DD} = 20$ V; $I_D = 1$ A; $R_L = 20 \Omega$	-	15	40	ns
t <sub>off</sub>	turn-off time	$V_{GS} = 10 \text{ to } 0 \text{ V}; V_{DD} = 20 \text{ V};$ $I_D = 1 \text{ A}; R_L = 20 \Omega$	-	25	140	ns
Source-drain	n diode					
V <sub>SD</sub>	source drain diode forward voltage	V <sub>GS</sub> = 0; I <sub>S</sub> = 1.25 A	-		1.2	٧
t <sub>rr</sub>	reverse recovery time	I <sub>S</sub> = 1.25 A; di/dt = 100 A/μs	_	35	100	ns

**PHN210** 










**PHN210** 




 $V_{GD} = 0$ .

(1)  $T_j = 150 \,^{\circ}\text{C}$ .

(2)  $T_j = 25 \,^{\circ}\text{C}$ .

(3)  $T_j = -55$  °C.


Fig.8 Source current as a function of source-drain diode forward voltage.



 $k = \frac{V_{GSth} \text{ at } T_j}{V_{GSth} \text{ at } 25^{\circ}C}$ 

Typical V<sub>GSth</sub> at I<sub>D</sub> = 1 mA; V<sub>DS</sub> = V<sub>GS</sub> = V<sub>th</sub>.

Fig.9 Temperature coefficient of gate-source threshold voltage.




Typical R<sub>DSon</sub> at:

(1)  $I_D = -1 A$ ;  $V_{GS} = -10 V$ .

(2)  $I_D = -0.5 \text{ A}$ ;  $V_{GS} = -4.5 \text{ V}$ .

Fig. 10 Temperature coefficient of drain-source on-resistance.

**PHN210** 



November 1994

**PHP112** 

### **FEATURES**

- · High speed switching
- · No secondary breakdown
- · Very low on-resistance.

#### **APPLICATIONS**


· Motor and actuator driver, power management, anductors synchronized rectifying, etc.

### **PINNING - SO8 (SOT96-1)**

PIN		DESCRIPTION
1	n.c	not connected
<b>△</b> ∞ * * * * *	s	source
<i>ಿ</i> 3	s	source
 4	g	gate
5	d	drain
6	d	drain
7	d	drain
8	d	drain

### **DESCRIPTION**

P-channel enhancement mode MOS transistor in an 8-pin plastic SO8 (SOT96-1) package.



#### CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		-	-20	٧
V <sub>SD</sub>	source-drain diode forward voltage	I <sub>S</sub> = -1.25 A	_	-1.6	٧
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	_	±20	٧
V <sub>GSth</sub>	gate-source threshold voltage	$I_D = -1 \text{ mA}; V_{DS} = V_{GS}$	<b>-1</b>	-2.8	٧
I <sub>D</sub>	drain current (DC)		-	-3.1	Α
R <sub>DSon</sub>	drain-source on-state resistance	$I_D = -4 A; V_{GS} = -10 V$	_	0.12	Ω
P <sub>tot</sub>	total power dissipation	up to $T_s = 80$ °C;	<b> </b> -	2	W

**PHP112** 

### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT			
V <sub>DS</sub>	drain-source voltage (DC)		_	-20	V			
$V_{GSO}$	gate-source voltage (DC)	open drain	_	±20	٧			
$I_D$	drain current (DC)	T <sub>s</sub> ≤ 80 °C	_	-3.1	Α			
I <sub>DM</sub>	peak drain current	note 1	_	-14	Α			
P <sub>tot</sub>	total power dissipation	up to T <sub>s</sub> = 80 °C	_	2	W			
		up to T <sub>amb</sub> = 25 °C; note 2	_	2	W			
		up to T <sub>amb</sub> = 25 °C; note 3	_	1.3	W			
T <sub>stg</sub>	storage temperature		-65	+150	°C			
T <sub>j</sub>	operating junction temperature		-	150	°C			
Source-dr	Source-drain diode							
Is	source current (DC)	T <sub>s</sub> ≤ 80 °C	<b>-</b>	-1.25	Α			
I <sub>SM</sub>	peak pulsed source current	note 1	_	-10	Α			

### **Notes**

- 1. Pulse width and duty cycle limited by maximum junction temperature.
- 2. Value based on PCB with a  $R_{th a-tp}$  (ambient to tie-point) of 27.5 K/W.
- 3. Value based on PCB with a  $R_{th\ a-tp}$  (ambient to tie-point) of 90 K/W.

## THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-s</sub>	thermal resistance from junction to soldering point	35	K/W

PHP112

# **CHARACTERISTICS**

 $T_j = 25~^{\circ}\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0$ ; $I_D = -10 \mu A$	-20	-	-	V
V <sub>GSth</sub>	gate-source threshold voltage	$V_{GS} = V_{DS}$ ; $I_D = -1 \text{ mA}$	-1	-	-2.8	V
I <sub>DSS</sub>	drain-source leakage current	$V_{GS} = 0; V_{DS} = -15 \text{ V}$	_	_	-100	nA
I <sub>GSS</sub>	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0$	_	-	±100	nA
I <sub>Don</sub>	on-state drain current	$V_{GS} = -10 \text{ V}; V_{DS} = -5 \text{ V}$	-4.6	-	_	Α
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = -4.5 \text{ V}; I_D = -1 \text{ A}$	_	-	0.24	Ω
		$V_{GS} = -10 \text{ V}; I_D = -2 \text{ A}$	]-	-	0.12	Ω
y <sub>fs</sub>	forward transfer admittance	$V_{DS} = -10 \text{ V}; I_D = -2 \text{ A}$	tbf	-	_	S
C <sub>iss</sub>	input capacitance	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$	_	-	tbf	pF
Coss	output capacitance	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$	_	_	tbf	pF
C <sub>rss</sub>	reverse transfer capacitance	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$	_	_	tbf	pF
Qg	total gate charge	$V_{GS} = -10 \text{ V}; V_{DS} = -10 \text{ V};$ $I_D = -4 \text{ A}$	_	_	tbf	nC
$Q_{gs}$	gate-source charge	$V_{GS} = -10 \text{ V}; V_{DS} = -10 \text{ V};$ $I_D = -4 \text{ A}$	-	-	tbf	nC
Q <sub>gd</sub>	gate-drain charge	$V_{GS} = -10 \text{ V}; V_{DS} = -10 \text{ V};$ $I_D = -4 \text{ A}$	-	-	tbf	nC
ton	turn-on time	$V_{GS} = 0 \text{ to } -10 \text{ V}; V_{DD} = -10 \text{ V};$ $I_D = -1 \text{ A}; R_L = 10 \Omega$	-	-	tbf	ns
t <sub>off</sub>	turn-off time	$V_{GS} = -10 \text{ to } 0 \text{ V}; V_{DD} = -10 \text{ V};$ $I_D = -1 \text{ A}; R_L = 10 \Omega$	-	-	tbf	ns
Source-di	rain diode					
V <sub>SD</sub>	source drain diode forward voltage	$V_{GS} = 0$ ; $I_S = -1.25$ A	<u> </u>	<u> </u>	-1.6	V
t <sub>rr</sub>	reverse recovery time	$I_S = -1.25 \text{ A}$ ; di/dt = 100 A/ $\mu$ s	_	1-	tbf	ns

**PHP125** 

### **FEATURES**

- · High speed switching
- · No secondary breakdown
- · Very low on-resistance.

### **APPLICATIONS**


 Motor and actuator driver, power management, synchronized rectifying, etc.

# **PINNING - SO8 (SOT96-1)**

syn	chronized	rectifying, etc.	000
PINN	ING - SO	3 (SOT96-1)	Landucti
	PIN	SYMBOL	DESCRIPTION
	1	n.c.	not connected
-	2	s	source
0.5	3	s	source
	4	g	gate
	5	d	drain
	6	d	drain
	7	d	drain
	8	d	drain

### DESCRIPTION

P-channel enhancement mode MOS transistor in an 8-pin plastic SO8 (SOT96-1) package.



### CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		_	-30	V
V <sub>SD</sub>	source-drain diode forward voltage	I <sub>S</sub> = -1.25 A	-	-1.6	V
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	-	±20	V
$V_{GSth}$	gate-source threshold voltage	$I_D = -1 \text{ mA}; V_{DS} = V_{GS}$	-1	-2.8	V
I <sub>D</sub>	drain current (DC)		-	-2.3	Α
R <sub>DSon</sub>	drain-source on-state resistance	$I_D = -1 A$ ; $V_{GS} = -10 V$	<b>I</b> -	0.25	Ω
P <sub>tot</sub>	total power dissipation	up to $T_s = 80 ^{\circ}\text{C}$ ;	_	2	W

**PHP125** 

### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)		-	-30	٧
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	-	±20	٧
ID	drain current (DC)	T <sub>s</sub> ≤ 80 °C	-	-2.3	Α
I <sub>DM</sub>	peak drain current	note 1	_	-10	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>s</sub> = 80 °C	-	2	W
		up to T <sub>amb</sub> = 25 °C; note 2	-	2	W
		up to T <sub>amb</sub> = 25 °C; note 3	-	1.3	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		_	150	°C
Source-dr	ain diode				
Is	source current (DC)	T <sub>s</sub> ≤ 80 °C	_	-1.25	Α
I <sub>SM</sub>	peak pulsed source current	note 1		<b>-</b> 5	Α

### **Notes**

- 1. Pulse width and duty cycle limited by maximum junction temperature.
- 2. Value based on PCB with a  $R_{th\ a-tp}$  (ambient to tie-point) of 27.5 K/W.
- 3. Value based on PCB with a  $R_{th\ a\text{-tp}}$  (ambient to tie-point) of 90 K/W.

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-s</sub>	thermal resistance from junction to soldering point	35	K/W

**PHP125** 

# **CHARACTERISTICS**

T<sub>i</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	V <sub>GS</sub> = 0; I <sub>D</sub> = -10 μA	-30	1-	_	V
V <sub>GSth</sub>	gate-source threshold voltage	$V_{GS} = V_{DS}$ ; $I_D = -1$ mA	-1	-	-2.8	V
I <sub>DSS</sub>	drain-source leakage current	V <sub>GS</sub> = 0; V <sub>DS</sub> = -24 V	_	-	-100	nA
I <sub>GSS</sub>	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0$	_	T-	±100	nA
I <sub>Don</sub>	on-state drain current	$V_{GS} = -10 \text{ V}; V_{DS} = -1 \text{ V}$	-2.3	<b>-</b>	<b>I</b> -	Α
		$V_{GS} = -4.5 \text{ V}; V_{DS} = -5 \text{ V}$	-1	T-	<b> </b> -	Α
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = -4.5 \text{ V}; I_D = -0.5 \text{ A}$	_	0.33	0.4	Ω
		$V_{GS} = -10 \text{ V}; I_D = -1 \text{ A}$	_	0.22	0.25	Ω
y <sub>fs</sub>	forward transfer admittance	$V_{DS} = -20 \text{ V}; I_D = -1 \text{ A}$	1	2	-	S
C <sub>iss</sub>	input capacitance	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$	-	250	_	pF
Coss	output capacitance	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$	_	140	-	pF
C <sub>rss</sub>	reverse transfer capacitance	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$	-	50	-	pF
Qg	total gate charge	$V_{GS} = -10 \text{ V}; V_{DS} = -15 \text{ V};$ $I_D = -2.3 \text{ A}$	-	10	25	nC
Q <sub>gs</sub>	gate-source charge	$V_{GS} = -10 \text{ V}; V_{DS} = -15 \text{ V};$ $I_D = -2.3 \text{ A}$	-	1	-	nC
$Q_{gd}$	gate-drain charge	$V_{GS} = -10 \text{ V}; V_{DS} = -15 \text{ V};$ $I_D = -2.3 \text{ A}$	-	3	-	nC
t <sub>on</sub>	turn-on time	$V_{GS} = 0 \text{ to } -10 \text{ V}; V_{DD} = -20 \text{ V};$ $I_D = -1 \text{ A}; R_L = 20 \Omega$	-	20	80	ns
t <sub>off</sub>	turn-off time	$V_{GS} = -10 \text{ to } 0 \text{ V}; V_{DD} = -20 \text{ V};$ $I_D = -1 \text{ A}; R_L = 20 \Omega$	_	50	140	ns
Source-d	rain diode					
V <sub>SD</sub>	source drain diode forward voltage	$V_{GS} = 0$ ; $I_S = -1.25 \text{ A}$	<b> </b> -	1-	-1.6	V
t <sub>rr</sub>	reverse recovery time	$I_S = -1.25 \text{ A}$ ; di/dt = 100 A/ $\mu$ s	-	150	200	ns

**PHP225** 

#### **FEATURES**

- · High speed switching
- · No secondary breakdown
- Very low on-resistance.

#### **APPLICATIONS**


 Motor and actuator driver, power management, synchronized rectifying, etc.

### **PINNING - SO8 (SOT96-1)**

PIN	SYMBOL	DESCRIPTION
1	S <sub>1</sub>	source 1
2	g <sub>1</sub>	gate 1
3	s <sub>2</sub>	source 2
4	92	gate 2
5	d <sub>2</sub>	drain 2
6	d <sub>2</sub>	drain 2
7	d <sub>1</sub>	drain 1
8	d <sub>1</sub>	drain 1

### **DESCRIPTION**

Two P-channel enhancement mode MOS transistors in an 8-pin plastic SO8 (SOT96-1) package.



### CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT			
Per P-channel								
V <sub>DS</sub>	drain-source voltage (DC)		_	-30	V			
V <sub>SD</sub>	source-drain diode forward voltage	I <sub>S</sub> = −1.25 A	T-	-1.6	V			
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	-	±20	V			
V <sub>GSth</sub>	gate-source threshold voltage	$I_D = -1 \text{ mA}; V_{DS} = V_{GS}$	-1	-2.8	V			
I <sub>D</sub>	drain current (DC)		-	-2.3	Α			
R <sub>DSon</sub>	drain-source on-state resistance	$I_D = -1 A; V_{GS} = -10 V$	-	0.25	Ω			
P <sub>tot</sub>	total power dissipation	up to T <sub>s</sub> = 80 °C;	1-	2	W			

**PHP225** 

### **LIMITING VALUES**


In accordance with the Absolute Maximum Rating System (IEC 134).


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
Per P-cha	nnel				
$V_{DS}$	drain-source voltage (DC)		_	-30	V
V <sub>GSO</sub>	gate-source voltage (DC)	open drain	_	±20	V
I <sub>D</sub>	drain current (DC)	T <sub>s</sub> ≤ 80 °C	_	-2.3	Α
I <sub>DM</sub>	peak drain current	note 1	-	-10	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>s</sub> = 80 °C; note 2	-	2	W
		up to T <sub>amb</sub> = 25 °C; note 3	-	2	W
		up to T <sub>amb</sub> = 25 °C; note 4	_	1	W
		up to T <sub>amb</sub> = 25 °C; note 5	_	1.3	W
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	operating junction temperature		_	150	°C
Source-dr	ain diode				
Is	source current (DC)	T <sub>s</sub> ≤ 80 °C	_	-1.25	Α
I <sub>SM</sub>	peak pulsed source current	note 1	_	<b>5</b>	Α

#### **Notes**

- 1. Pulse width and duty cycle limited by maximum junction temperature.
- 2. Maximum permissible dissipation per MOS transistor. (So both devices may be loaded up to 2 W at the same time).
- Maximum permissible dissipation per MOS transistor. Value based on PCB with a R<sub>th a-tp</sub> (ambient to tie-point) of 27.5 K/W.
- Maximum permissible dissipation per MOS transistor. Value based on PCB with a R<sub>th a-tp</sub> (ambient to tie-point) of 90 K/W.
- 5. Maximum permissible dissipation if only one MOS transistor dissipates. Value based on PCB with a  $R_{th\ a-tp}$  (ambient to tie-point) of 90 K/W.

**PHP225** 





**PHP225** 

# THERMAL CHARACTERISTICS


SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-s</sub>	thermal resistance from junction to soldering point	35	K/W


# **CHARACTERISTICS**

 $T_j = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Per P-cha	nnel		<del></del>			1
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$V_{GS} = 0$ ; $I_D = -10 \mu A$	-30	T-	T-	V
$V_{GSth}$	gate-source threshold voltage	$V_{GS} = V_{DS}$ ; $I_D = -1$ mA	-1	-	-2.8	V
I <sub>DSS</sub>	drain-source leakage current	V <sub>GS</sub> = 0; V <sub>DS</sub> = -24 V	_	-	-100	nA
l <sub>GSS</sub>	gate leakage current	$V_{GS} = \pm 20 \text{ V}; V_{DS} = 0$	_	_	±100	nA
I <sub>Don</sub>	on-state drain current	$V_{GS} = -10 \text{ V}; V_{DS} = -1 \text{ V}$	-2.3	_	_	Α
		$V_{GS} = -4.5 \text{ V}; V_{DS} = -5 \text{ V}$	-1	-	-	Α
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = -4.5 \text{ V}; I_D = -0.5 \text{ A}$	-	0.33	0.4	Ω
		$V_{GS} = -10 \text{ V}; I_D = -1 \text{ A}$	_	0.22	0.25	Ω
y <sub>fs</sub>	forward transfer admittance	$V_{DS} = -20 \text{ V}; I_{D} = -1 \text{ A}$	1	2	_	S
C <sub>iss</sub>	input capacitance	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$	-	250	Ī-	pF
Coss	output capacitance	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$	-	140	_	pF
C <sub>rss</sub>	reverse transfer capacitance	$V_{GS} = 0$ ; $V_{DS} = -20 \text{ V}$ ; $f = 1 \text{ MHz}$	_	50	_	pF
$Q_g$	total gate charge	$V_{GS} = -10 \text{ V}; V_{DS} = -15 \text{ V};$ $I_D = -2.3 \text{ A}$	_	10	25	nC
$Q_{gs}$	gate-source charge	$V_{GS} = -10 \text{ V}; V_{DS} = -15 \text{ V};$ $I_D = -2.3 \text{ A}$	-	1	_	nC
$Q_{gd}$	gate-drain charge	$V_{GS} = -10 \text{ V}; V_{DS} = -15 \text{ V};$ $I_D = -2.3 \text{ A}$	-	3	_	nC
t <sub>on</sub>	turn-on time	$V_{GS} = 0 \text{ to } -10 \text{ V}; V_{DD} = -20 \text{ V};$ $I_D = -1 \text{ A}; R_L = 20 \Omega$	-	20	80	ns
t <sub>off</sub>	turn-off time	$V_{GS} = -10 \text{ to } 0 \text{ V}; V_{DD} = -20 \text{ V};$ $I_D = -1 \text{ A}; R_L = 20 \Omega$	-	50	140	ns
Source-di	rain diode		***************************************	- <b>A</b>	<u> </u>	
V <sub>DS</sub>	source drain diode forward voltage	$V_{GS} = 0$ ; $I_S = -1.25 A$	-	<u> </u>	-1.6	V
t <sub>rr</sub>	reverse recovery time	$I_S = -1.25 \text{ A}$ ; di/dt = 100 A/ $\mu$ s	_	150	200	ns

**PHP225** 












Fig.6 Typical transfer characteristics.



 $V_{DD} = -15 \text{ V}.$   $I_D = -2.3 \text{ A}.$ 

Fig.7 Gate-source voltage as a function of total gate charge.

**PHP225** 




 $V_{GD} = 0$ .

(1)  $T_j = 150 \,^{\circ}\text{C}$ .

(2)  $T_i = 25 \, ^{\circ}C$ .

(3)  $T_j = -55 \, ^{\circ}\text{C}$ .


Source current as a function of source-drain Fig.8 diode forward voltage.



 $k = \frac{V_{GSth} \text{ at } T_j}{V_{GSth} \text{ at } 25^{\circ}C}$ 

Typical V<sub>GSth</sub> at I<sub>D</sub> = 1 mA; V<sub>DS</sub> = V<sub>GS</sub> = V<sub>th</sub>.

Temperature coefficient of gate-source Fig.9 threshold voltage.




Typical R<sub>DSon</sub> at:

(1)  $I_D = -1 A$ ;  $V_{GS} = -10 V$ .

(2)  $I_D = -0.5 \text{ A}$ ;  $V_{GS} = -4.5 \text{ V}$ .

Fig.10 Temperature coefficient of drain-source on-resistance.

**PHP225** 



#### **Philips Semiconductors**

Data sheet			
Product specification			
April 1995			

# PMBF107 N-channel enhancement mode vertical D-MOS transistor

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### **DESCRIPTION**

N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope and intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.


#### **PINNING - SOT23**

PIN	DESCRIPTION
1	gate
2	source
3	drain

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		200	V
l <sub>D</sub>	drain current	DC value	100	mA
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 20 mA V <sub>GS</sub> = 2.6 V	28	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	2.4	٧

#### PIN CONFIGURATION



# N-channel enhancement mode vertical D-MOS transistor

**PMBF107** 

#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	200	V
±V <sub>GSO</sub>	gate-source voltage	open drain	-	20	٧
I <sub>D</sub>	drain current	DC value	-	100	mA
I <sub>DM</sub>	drain current	peak value	-	250	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = 25 °C (note 1)	-	250	mW
T <sub>stg</sub>	storage temperature range		-65	150	°C
Ti	junction temperature		_	150	°C

#### Note

1. Device mounted on an FR4 printboard.

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient (note 1)	500	K/W

#### Note

1. Device mounted on an FR4 printboard.

# N-channel enhancement mode vertical D-MOS transistor

### **PMBF107**


#### **CHARACTERISTICS**


 $T_i = 25$  °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A$ $V_{GS} = 0$	200	-	-	V
I <sub>DSS</sub>	drain-source leakage current	V <sub>DS</sub> = 130 V V <sub>GS</sub> = 0	-	_	30	nA
I <sub>DSX</sub>	drain cut-off current	$V_{DS} = 70 \text{ V}$ $V_{GS} = 0.2 \text{ V}$	-	-	1	μА
±l <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 15 \text{ V}$ $V_{DS} = 0$	-	-	10	nA
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	0.8	-	2.4	V
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 20 mA V <sub>GS</sub> = 2.6 V	-	20	28	Ω
		I <sub>D</sub> = 150 mA V <sub>GS</sub> = 10 V	-	14	_	Ω
Y <sub>fs</sub>	transfer admittance	$I_D = 250 \text{ mA}$ $V_{DS} = 15 \text{ V}$	90	180	-	mS
$C_{iss}$	input capacitance	$V_{DS} = 10 V$ $V_{GS} = 0$ $f = 1 MHz$	-	50	65	pF
Coss	output capacitance	$V_{DS} = 10 V$ $V_{GS} = 0$ $f = 1 MHz$	-	16	25	pF
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 10 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	-	4	10	pF
Switching	times (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$I_D = 250 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	2	10	ns
t <sub>off</sub>	turn-off time	$I_D = 200 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	5	20	ns


# N-channel enhancement mode vertical D-MOS transistor

### **PMBF107**









### N-channel enhancement mode vertical D-MOS transistor

### **PMBF107**






Fig.6 Typical transfer characteristic;  $V_{DS} = 10 \text{ V}$ ;  $T_i = 25$  °C.








Fig.8 Typical capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ; f = 1 MHz;  $T_j = 25$  °C.



# N-CHANNEL ENHANCEMENT MODE VERTICAL D-MOS **TRANSISTOR**

N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope. Designed for use as a Surface Mounted Device (SMD) in thin and thick-film circuits with applications in relay, high-speed and line transformer drivers.

#### **Features**

- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown

#### QUICK REFERENCE DATA

Drain-source voltage	$v_{DS}$	max.	60 V
Gate-source voltage (open drain)	± V <sub>GSO</sub>	max.	20 V
Drain current (DC)	ID	max.	250 mA
Total power dissipation up to  T <sub>amb</sub> = 25 °C  Drain-source on-resistance  I <sub>D</sub> = 200 mA; V <sub>GS</sub> = 10 V	P <sub>tot</sub> R <sub>DS on</sub>	max. typ. max.	300 mW 2.5 Ω 5.0 Ω
Transfer admittance I <sub>D</sub> = 200 mA; V <sub>DS</sub> = 10 V	y <sub>fs</sub>	min. typ.	100 mS 200 mS

#### MECHANICAL DATA

Fig.1 SOT23.

### Dimensions in mm


Marking code: PMBF170 = pKX


#### **Pinning**

1 = gate

2 = source

3 = drain





TOP VIEW

DATINGO

m System (IEC 134)			
$v_{DS}$	max.	60	V
± V <sub>GSO</sub>	max.	20	V
ID	max.	250	mA
IDM	max.	500	mA
P <sub>tot</sub>	max. max.		mW (note a
$T_{stg}$	-65 to	+ 150	оС
τ <sub>j</sub>	max.	150	oC
R <sub>th j-a</sub>	=		K/W
R <sub>th j-a</sub>	_	500	K/W
	min,	60	٧
V <sub>(BR)DSS</sub>	typ.	90	٧
DSS	max.	500	nA
DSS	max.	1	μΑ
	± VGSO ID IDM Ptot Tstg Tj  Rthj-a Rthj-a Rthj-a	VDS         max.           ± VGSO         max.           ID         max.           IDM         max.           Ptot         max.           Tstg         -65 to           Tj         max.           Rth j-a         =           Rth j-a         =           V(BR)DSS         min.           typ.         typ.	VDS       max.       60         ± VGSO       max.       20         ID       max.       250         IDM       max.       500         Ptot       max.       250         Tstg       -65 to + 150         Tj       max.       150         Rth j-a       =       430         Rth j-a       =       500         V(BR)DSS       min.       60         typ.       90         IDSS       max.       500

IGSS

VGS(th)

R<sub>DS</sub> on

19fs

Ciss

Coss

Crss

1) 2)

10 nA

0.8 V

3.0 V

2.5 Ω

5.0 Ω

100 mS

200 mS

25 pF

40 pF

22 pF

30 pF

6 pF

10 pF

max.

min.

max.

typ.

max.

min.

typ.

typ.

max.

typ.

max.

typ.

max.

#### Notes

- 1. Mounted on ceramic substrate measuring 10 mm x 8 mm x 0.7 mm.
- 2. Mounted on printed-circuit board.

Gate-source leakage current

V<sub>GS</sub> = 15 V; V<sub>DS</sub> = 0 Gate-source cut-off voltage

 $I_D = 1 \text{ mA}; V_{DS} = V_{GS}$ 

 $I_D = 200 \text{ mA}; V_{GS} = 10 \text{ V}$ 

 $I_D = 200 \, \text{mA}; \, V_{DS} = 10 \, \text{V}$ 

 $V_{DS} = 10 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$ 

 $V_{DS} = 10 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$ 

 $V_{DS} = 10 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}$ 

Drain-source on-resistance

Transfer admittance

Input capacitance

Output capacitance

Feedback capacitance

Switching times

$$V_{GS} = 0 \text{ to } 10 \text{ V}; I_D = 200 \text{ mA}; V_{DD} = 50 \text{ V}$$

t<sub>on</sub>

max. max. 10 ns 15 ns




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.




### N-CHANNEL FETS

Symmetrical silicon n-channel depletion type junction field-effect transistors on a plastic microminiature envelope intended for application in thick and thin-film circuits. The transistors are intended for low-power chopper or switching applications in industry.

#### QUICK REFERENCE DATA

		PMI	BF4391	PMBF4392	PMBF4	4393
Drain-source voltage	$^{\pm}$ V <sub>DS</sub>	max.	40	40	40	٧
Drain current						
$V_{DS} = 20 \text{ V}; V_{GS} = 0$	<sup>I</sup> DSS	>	50	25	5	mΑ
Gate-source cut-off voltage			1	2	0.5	V
$V_{DS} = 20 \text{ V; I}_{D} = 1 \text{ nA}$	−V <sub>(P)GS</sub>	<	10	5	1	v
Drain-source resistance (on) at f = 1 kHz						
I <sub>D</sub> = 0; V <sub>GS</sub> = 0	R <sub>ds on</sub>	<	30	60	100	$\Omega$
Feedback capacitance at f = 1 MHz						
$-V_{GS} = 12 \text{ V}; V_{DS} = 0$	$C_{rs}$	<	3.5	3.5	3.5	рF
Turn-off time						
$V_{DD} = 10 V; V_{GS} = 0$						
$I_D = 12 \text{ mA}; -V_{GSM} = 12 \text{ V}$	<sup>t</sup> off	<	20	_	_	ns
$I_D = 6 \text{ mA}; -V_{GSM} = 7 \text{ V}$	toff	<		35	-	ns
$I_D = 3 \text{ mA}; -V_{GSM} = 5 \text{ V}$	toff	<	_	-	50	ns



Note: Drain and source are interchangeable.

RATINGS						
Limiting values in accordance with the Absolute M	laximum Syste	m (I	EC 134)			
Drain-source voltage		±	· V <sub>DS</sub>	max.	40	V
Drain-gate voltage		. /	/DGO	max.	40	V
Gate-source voltage		-	-V <sub>GSO</sub>	max.	40	V
Gate current (DC)		ı	G	max.	50	mΑ
Total power dissipation up to T <sub>amb</sub> = 40 °C *		F	tot	max.	250	
Storage temperature range		٦	r <sub>stg</sub>	-65 to	+ 15 <u>0</u>	oC.
Junction temperature		Ţ	Γj	max.	150	oC.
THERMAL RESISTANCE			•			
From junction to ambient*		F	R <sub>th j-a</sub>	=	430	K/W
CHARACTERISTICS						
T <sub>j</sub> = 25 <sup>o</sup> C unless otherwise specified						
Gate-source voltage					1	V
$I_G = 1 \text{ mA}; V_{DS} = 0$		'	√GSon	<	•	V
Gate-source cut-off current		_	-lgss	<	0.1	nΑ
$V_{DS} = 0 \text{ V}; -V_{GS} = 20 \text{ V}$ $V_{DS} = 0 \text{ V}; -V_{GS} = 20 \text{ V}; T_{amb} = 150 ^{\circ}\text{C}$			-I <sub>GSS</sub>	<	0.2	
VDS = 0 V, =VGS = 20 V, Tamb 130 0			.033			
		PM	BF4391	PMBF4392	PMBF	4393
Drain current		>	50	25	5	mΑ
$V_{DS} = 20 \text{ V}; V_{GS} = 0$	IDSS	<	150	75	30	mΑ
Gate-source breakdown voltage					40	
$-I_G = 1 \mu A; V_{DS} = 0$	-V(BR)GSS	>	40	40	40	V
Gate-source cut-off voltage	-V <sub>(P)GS</sub>	>	4	2	0.5	
I <sub>D</sub> = 1 nA; V <sub>DS</sub> = 20 V	-V(P)GS	<	10	5	3	V
Drain-source voltage (on)			0.4			V
$I_D = 12 \text{ mA}; V_{GS} = 0$	V <sub>DSon</sub>	<	0.4	0.4		V
$I_D = 6 \text{ mA}; V_{GS} = 0$	V <sub>DSon</sub>	<		0.4		-
$I_D = 3 \text{ mA}; V_{GS} = 0$	V <sub>DSon</sub>	<	_	_	0.4	٧
Drain-source resistance (on) $I_D = 0$ ; $V_{GS} = 0$ ; $f = 1 \text{ kHz}$ ; $T_{amb} = 25 \text{ oc}$	rda on	<	30	60	100	Ω
1D = 0, VGS = 0, 1 = 1  KHZ, 1  amb = 25  °C	<sup>r</sup> ds on	`				

<sup>\*</sup> Mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.

		PM	BF4391	PMBF4392	PMBF4393
Drain cut-off current			_		_
$-V_{GS} = 12 V$	IDSX	<	0.1		— nA
$-V_{GS} = 7 \text{ V } V_{DS} = 20 \text{ V}$	<sup>I</sup> DSX	<		0.1	– nA
$-V_{GS} = 7 V$ $-V_{GS} = 5 V$ $V_{DS} = 20 V$	IDSX	<		-	0.1 nA
-V <sub>GS</sub> = 12 V <sub>)</sub>	IDSX	<	0.2	_	– μΑ
$-V_{GS} = 7 \text{ V } V_{DS} = 20 \text{ V; } T_{amb} = 150 ^{\circ}\text{C}$	IDSX	<	_	0.2	— μΑ
$-V_{GS} = 7 V$ $-V_{GS} = 5 V$ $V_{DS} = 20 V; T_{amb} = 150 °C$	DSX	<		_	0.2 μΑ
y-parameters (common source)					
$V_{DS} = 20 \text{ V}; V_{GS} = 0; f = 1 \text{ MHz}; T_{amb} = 25$	оС				
Input capacitance	$c_{is}$	<	14	14	14 pF
Feedback capacitance					
$-V_{GS} = 12 V ; V_{DS} = 0$	$C_{rs}$	<	3.5 - -	_	– pF
$-V_{GS} = 7 V; V_{DS} = 0$	Crs	<	-	3.5	– pF
$-V_{GS} = 5 V; V_{DS} = 0$	C <sub>rs</sub>	<		_	3.5 pF
Switching times					
$V_{DD} = 10 \text{ V}; V_{GS} = 0$					
Conditions ID and -VGSoff	ID	=	12	6	3 mA
	$-V_{GSoff}$	=	12	7	5 V
	RL	=	750	1550	3150 Ω
Rise time	t <sub>r</sub>	<	5	5	5 ns
Turn on time	ton	<	15	15	15 ns
Fall time	tf	<	15	20	30 ns
Turn off time	toff	<	20	35	50 ns




Fig.2 Switching times waveforms.




Fig. 3 Test circuit.

#### Pulse generator:

 $\begin{array}{lll} t_r & < & 0.5 \text{ ns} \\ t_f & < & 0.5 \text{ ns} \\ t_p & = & 100 \, \mu \text{s} \\ \delta & = & 0.01 \end{array}$ 

#### Oscilloscope:

 $R_i = 50 \Omega$ 




Fig.4 Power derating curve.

# PMBF4416; PMBF4416A

#### **FEATURES**

- Low noise
- Interchangeability of drain and source connections
- · High gain.

#### **DESCRIPTION**


N-channel symmetrical silicon junction FETs in a surface-mountable SOT23 envelope. These devices are intended for use in VHF/UHF amplifiers, oscillators and mixers.

#### **PINNING - SOT23**

PIN	DESCRIPTION			
1	source			
2	drain			
3	gate			

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage				
	PMBF4416		-	30	٧
	PMBF4416A		_	35	٧
I <sub>DSS</sub>	drain-source current	V <sub>DS</sub> = 15 V; V <sub>GS</sub> = 0	5	15	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	-	250	mW
V <sub>GS(off)</sub>	gate-source cut-off voltage	V <sub>DS</sub> = 15 V; I <sub>D</sub> = 1 nA			
	PMBF4416		-	6	V
	PMBF4416A		-2.5	6	٧
Y <sub>ts</sub>	common-source transfer admittance	V <sub>DS</sub> = 15 V; V <sub>GS</sub> = 0; f = 1 kHz	4.5	7.5	mS



# PMBF4416; PMBF4416A

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage				
	PMBF4416		-	30	V
	PMBF4416A		-	35	V
V <sub>GSO</sub>	gate-source voltage				
	PMBF4416		-	-30	V
	PMBF4416A		-	-35	V
V <sub>GDO</sub>	gate-drain voltage				
	PMBF4416		-	-30	V
	PMBF4416A		_	-35	V
l <sub>G</sub>	DC forward gate current		_	10	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	250	mW
T <sub>stg</sub>	storage temperature		-65	+150	℃
T,	junction temperature		_	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th i-a</sub>	from junction to ambient (note 1)	500 K/W

#### Note

1. Mounted on an FR4 printed-circuit board.

#### STATIC CHARACTERISTICS

 $T_i = 25$  °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>(BR)GSS</sub>	gate-source breakdown voltage	$V_{DS} = 0; I_G = -1 \mu A$			
, ,	PMBF4416		<b>–30</b>	-	V
	PMBF4416A		-35	-	V
I <sub>GSS</sub>	reverse gate leakage current	$V_{DS} = 0; V_{GS} = -15 \text{ V}$	-	1	nA
I <sub>DSS</sub>	drain current	$V_{DS} = 15 \text{ V}; V_{GS} = 0$	5	15	mA
V <sub>GSS</sub>	gate-source forward voltage	$V_{DS} = 0; I_{G} = 1 \text{ mA}$	-	1	V
V <sub>GS(off)</sub>	gate-source cut-off voltage	V <sub>DS</sub> = 15 V; I <sub>D</sub> = 1 nA			
	PMBF4416		-	-6	V
	PMBF4416A		-2.5	-6	V
IY <sub>ts</sub> I	common source transfer admittance	V <sub>DS</sub> = 15 V; V <sub>GS</sub> = 0	4.5	7.5	mS
IY <sub>os</sub> I	common source output admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$			
	PMBF4416		-	50	μS
	PMBF4416A		-	50	μS

# PMBF4416; PMBF4416A

#### **DYNAMIC CHARACTERISTICS**


 $T_i = 25 \,^{\circ}\text{C}; \, V_{DS} = 15 \, \text{V}; \, V_{GS} = 0.$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C <sub>is</sub>	input capacitance	f = 1 MHz	_	-	4	pF
C <sub>os</sub>	output capacitance	f = 1 MHz	-	-	2	pF
C <sub>rs</sub>	feedback capacitance	f = 1 MHz	-	-	0.8	pF
g <sub>is</sub>	common source input conductance	f = 100 MHz	-	-	100	μS
		f = 400 MHz	-	-	1	mS
g <sub>fs</sub>	common source transfer conductance	f = 100 MHz	-	5.2	T-	mS
		f = 400 MHz	4	5	_	mS
g <sub>rs</sub>	common source feedback	f = 100 MHz	-	-8	_	μS
	conductance	f = 400 MHz	T-	-100	_	μS
g <sub>os</sub>	common source output	f = 100 MHz	-	<b>-</b>	75	μS
	conductance	f = 400 MHz	_	-	100	μS
V <sub>n</sub>	equivalent input noise voltage	f = 100 Hz	_	5	1-	nV/√Hz



 $V_{DS} = 15 \text{ V}; T_i = 25 \,^{\circ}\text{C}.$ 


Fig.2 Drain current as a function of gate-source cut-off voltage; typical values.



 $V_{DS} = 15 \text{ V}; T_j = 25 \text{ }^{\circ}\text{C}.$ 


Fig.3 Common source transfer admittance as a function of gate-source cut-off voltage; typical values.

# PMBF4416; PMBF4416A




 $V_{DS} = 15 \text{ V; } T_i = 25 \text{ °C.}$ 

Fig.4 Common source output conductance as a function of gate-source cut-off voltage; typical values.




T<sub>i</sub> = 25 °C.

Fig.5 Typical output characteristics.



 $V_{DS} = 15 \text{ V}; T_i = 25 \text{ °C}.$ 


Fig.6 Typical input characteristics.



 $V_{DS} = 15 \text{ V}; T_i = 25 \text{ °C}.$ 

Fig.7 Typical feedback capacitance.

### PMBF4416; PMBF4416A



 $V_{DS} = 15 \text{ V; } T_i = 25 \text{ °C}.$ 

Fig.8 Typical input capacitance.




Fig.9 Gate current as a function of drain-gate voltage, typical values.






Fig.10 Power derating curve.



 $V_{DS}$  = 15 V;  $V_{GS}$  = 0;  $T_{amb}$  = 25 °C.


Fig.11 Common source input conductance; typical values.

### PMBF4416; PMBF4416A




 $V_{DS} = 15 \text{ V}; V_{GS} = 0; T_{amb} = 25 \text{ °C}.$ 

Fig.12 Common source transfer conductance; typical values.



 $V_{DS} = 15 \text{ V}; V_{GS} = 0; T_{amb} = 25 \text{ °C}.$ 

Fig.14 Common source output conductance; typical values.



 $V_{DS} = 15 \text{ V}; V_{GS} = 0; T_{amb} = 25 \text{ °C}.$ 

Fig.13 Common source feedback conductance; typical values.

### **SPICE parameters for PMBF4416**

September 1992; version 1.0.

1	VTO = -3.553	V		
2	BETA = 792.6	μ <b>Α</b> /V²		
3	LAMBDA = 18.46	m/V		
4	RD = 7.671	Ω		
5	RS = 7.671	Ω		
6	IS = 333.4	aA		
7	CGSO = 2.920	pF		
8	CGDO = 2.261	pF		
9	PB = 1.090	V		
10 (note 1)	FC = 500.0	m		

#### Note

1. Parameter not extracted; default value.

# PMBF5484; PMBF5485; PMBF5486

#### **FEATURES**

- · Low noise
- Interchangeability of drain and source connections
- · High gain.

#### **DESCRIPTION**


N-channel, symmetrical, silicon junction FETs in a surface-mountable SOT23 envelope. Intended for use in VHF/UHF amplifiers, oscillators and mixers.

#### **PINNING - SOT23**

PIN	DESCRIPTION
1	source
2	drain
3	gate

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	25	٧
IDSS	drain current	$V_{DS} = 15 \text{ V}; V_{GS} = 0$			
	PMBF5484		1	5	mA
	PMBF5485		4	10	mA
	PMBF5486		8	20	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	_	250	mW
V <sub>GS(off)</sub>	gate-source cut-off	V <sub>DS</sub> = 15 V;			
	voltage	$I_D = 1 \text{ nA}$			
	PMBF5484		-0.3	-3	V
	PMBF5485		-0.5	-4	٧
	PMBF5486		-2	-6	٧
IY <sub>fs</sub> I	common source	V <sub>DS</sub> = 15 V;			
	transfer admittance	V <sub>GS</sub> = 0;   f = 1 kHz			
	PMBF5484		3	6	mS
	PMBF5485		3.5	7	mS
	PMBF5486		4	8	mS



# PMBF5484; PMBF5485; PMBF5486

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	25	V
$V_{GSO}$	gate-source voltage		_	-25	V
$V_{GDO}$	gate-drain voltage		-	-25	V
l <sub>G</sub>	DC forward gate current		_	10	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	250	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
T,	junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient (note 1)	500 K/W

#### Note

1. Device mounted on an FR4 printed-circuit board.

#### STATIC CHARACTERISTICS

 $T_i = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>(BR)GSS</sub>	gate-source breakdown voltage	$V_{DS} = 0$ ; $I_{G} = -1 \mu A$	-25	_	٧
I <sub>DSS</sub>	drain current	$V_{DS} = 15 \text{ V}; V_{GS} = 0$			
	PMBF5484		1	5	mA
	PMBF5485		4	10	mA
	PMBF5486		8	20	mA
I <sub>GSS</sub>	reverse gate leakage current	$V_{DS} = 0; V_{GS} = -15 \text{ V}$	_	-1	nA
V <sub>GSS</sub>	gate-source forward voltage	$V_{DS} = 0; I_{G} = 1 \text{ mA}$	_	1	٧
V <sub>GS(off)</sub>	gate-source cut-off voltage	$V_{DS} = 15 \text{ V}; I_{D} = 1 \text{ nA}$			
	PMBF5484		-0.3	-3	٧
	PMBF5485		-0.5	-4	V
	PMBF5486		-2	-6	٧
IY <sub>fs</sub> I	common source transfer admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$			
	PMBF5484		3	6	mS
	PMBF5485		3.5	7	mS
	PMBF5486		4	8	mS
IYosI	common source output admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$			
	PMBF5484		-	50	μS
	PMBF5485		-	60	μS
	PMBF5486			75	μS

Philips Semiconductors Product specification


### N-channel field-effect transistors

# PMBF5484; PMBF5485; PMBF5486

#### **DYNAMIC CHARACTERISTICS**


 $T_i = 25 \,^{\circ}\text{C}; \, V_{DS} = 15 \, \text{V}; \, V_{GS} = 0$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C <sub>is</sub>	input capacitance	f = 1 MHz	_	_	5	pF
Cos	output capacitance	f = 1 MHz	_	_	2	pF
C <sub>rs</sub>	feedback capacitance	f = 1 MHz	-	_	1	pF
g <sub>is</sub>	common source input conductance					
	PMBF5484	f = 100 MHz	100	-	-	μS
	PMBF5485; PMBF5486	f = 400 MHz	_	_	1	mS
g <sub>fs</sub>	common source transfer conductance					
	PMBF5484	f = 100 MHz	2.5	-	-	mS
	PMBF5485	f = 400 MHz	3	-	1	mS
	PMBF5486	f = 400 MHz	3.5	-	1	mS
g <sub>os</sub>	common source output conductance					
	PMBF5484	f = 100 MHz	_	-	75	μS
	PMBF5485; PMBF5486	f = 400 MHz	_	_	100	μS
V <sub>n</sub>	equivalent input noise voltage	f = 100 Hz	_	5	-	nV/√Hz



 $V_{DS}$  = 15 V;  $T_i$  = 25 °C; typical values.


Fig.2 Drain current as a function of gate-source cut-off voltage.



 $V_{DS}$  = 15 V;  $T_j$  = 25 °C; typical values.


Fig.3 Common source transfer admittance as a function of gate-source cut-off voltage.

### PMBF5484; PMBF5485; PMBF5486



 $V_{DS} = 15 \text{ V}$ ;  $T_j = 25 \text{ °C}$ ; typical values.


Fig.4 Common source output conductance as a function of gate-source cut-off voltage.



PMBF5484

 $T_i = 25$  °C.


Fig.5 Typical output characteristics.



PMBF5485

 $T_i = 25 \, ^{\circ}C.$ 

Fig.6 Typical output characteristics.




**PMBF5486** 

 $T_j = 25$  °C.


Fig.7 Typical output characteristics.

### PMBF5484; PMBF5485; PMBF5486



 $V_{DS} = 15 \text{ V}; T_i = 25 \text{ }^{\circ}\text{C}.$ 

Fig.8 Typical input characteristics.



 $T_j = 25$  °C.

Fig.9 Gate current as a function of drain-gate voltage, typical values.





Fig.10 Power derating curve.




 $V_{DS} = 15 \text{ V}; T_j = 25 \,^{\circ}\text{C}.$ 

Fig.11 Typical feedback capacitance.

Philips Semiconductors Product specification


### N-channel field-effect transistors

### PMBF5484; PMBF5485; PMBF5486




 $V_{DS} = 15 \text{ V}; T_i = 25 \text{ }^{\circ}\text{C}.$ 

Fig.12 Typical input capacitance.




 $V_{DS}$  = 15 V;  $V_{GS}$  = 0;  $T_{amb}$  = 25 °C; typical values.

Fig.13 Common source input conductance.



 $V_{DS}$  = 15 V;  $V_{GS}$  = 0;  $T_{amb}$  = 25 °C; typical values.


Fig.14 Common source transfer conductance.



 $V_{DS}$  = 15 V;  $V_{GS}$  = 0;  $T_{amb}$  = 25 °C; typical values.

Fig.15 Common source feedback conductance.

# PMBF5484; PMBF5485; PMBF5486



# N-channel junction FETs

# PMBFJ108; PMBFJ109; PMBFJ110

#### **FEATURES**

- · High-speed switching
- Interchangeability of drain and source connections
- Low R<sub>DSon</sub> at zero gate voltage (<8 Ω for PMBFJ108).</li>

#### DESCRIPTION


Symmetrical N-channel junction FETs in a SOT23 envelope. Intended for use in applications such as analog switches, choppers and commutators and in audio amplifiers.

#### **PINNING - SOT23**

PIN	DESCRIPTION
1	drain
2	source
3	gate

#### Note

Drain and source are interchangeable.



#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	±25	٧
V <sub>GSO</sub>	gate-source voltage		_	-25	<b>V</b>
$V_{GDO}$	drain-drain voltage		_	-25	<b>V</b>
I <sub>G</sub>	forward gate current (DC)			50	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = 25 °C; note 1	-	250	mW
T <sub>stg</sub>	storage temperature		-65	150	°C
Tj	operating junction temperature		_	150	°C

# **N-channel junction FETs**

### PMBFJ108/PMBFJ109/PMBFJ110

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient (note 1)	500	K/W

#### Notes

1. Mounted on an FR-4 printboard.

#### STATIC CHARACTERISTICS

 $T_j = 25$  °C.

SYMBOL	PARAMETER	CON	DITIONS	MIN.	MAX.	UNIT
-l <sub>GSS</sub>	reverse gate current	-V <sub>GS</sub> = 15 V V <sub>DS</sub> = 0		-	3	nA
IDSX	drain-source cut-off current	V <sub>GS</sub> = -10 V V <sub>DS</sub> = 5 V		-	3	nA
IDSS	drain current	V <sub>GS</sub> = 0 V <sub>DS</sub> = 15 V	PMBFJ108 PMBFJ109 PMBFJ110	80 40 10	- - -	mA
-V <sub>(BR)GSS</sub>	gate-source breakdown voltage	-I <sub>G</sub> = 1 μA V <sub>DS</sub> = 0		-	25	V
−V <sub>GS(off)</sub>	gate-source cut-off voltage	I <sub>D</sub> = 1 μA V <sub>DS</sub> = 5 V	PMBFJ108 PMBFJ109 PMBFJ110	3 2 0.5	10 6 4	V
R <sub>DS(on)</sub>	drain-source on-resistance	V <sub>GS</sub> = 0 V V <sub>DS</sub> = 0.1 V	PMBFJ108 PMBFJ109 PMBFJ110		8 12 18	Ω

Philips Semiconductors Product specification

# **N-channel junction FETs**

### PMBFJ108/PMBFJ109/PMBFJ110

#### **DYNAMIC CHARACTERISTICS**

 $T_i = 25$  °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
C <sub>is</sub>	input capacitance	put capacitance		30	pF
C <sub>is</sub>	input capacitance	$V_{DS} = 0$ $-V_{GS} = 0$ f = 1  MHz $T_{amb} = 25 \text{ °C}$	50	85	pF
C <sub>rs</sub>	feedback capacitance	$V_{DS} = 0$ $-V_{GS} = 10 V$ f = 1 MHz	8	15	pF
Switching time	es (see Fig.2)				
t <sub>d</sub>	delay time	note 1	2	-	ns
ton	turn-on time	note 1	4	-	ns
ts	storage time	note 1	4	-	ns
t <sub>off</sub>	turn-off time	note 1	6	-	ns

#### **Notes**

1. Test conditions for switching times are as follows:

 $V_{DD} = 1.5 \text{ V}, V_{GS} = 0 \text{ to } -V_{GS(off)} \text{ (all types)};$ 


- $-V_{GS(off)} = 12 \text{ V}, R_L = 100 \Omega \text{ (PMBFJ108)};$
- $-V_{GS(off)} = 7 \text{ V}, R_L = 100 \Omega \text{ (PMBFJ109)};$
- $-V_{GS(off)} = 5 \text{ V}, R_L = 100 \Omega \text{ (PMBFJ110)}.$



Philips Semiconductors Product specification

# **N-channel junction FETs**

### PMBFJ108/PMBFJ109/PMBFJ110



# N-channel junction FETs

### PMBFJ111; PMBFJ112; PMBFJ113

#### **FEATURES**

- · High-speed switching
- Interchangeability of drain and source connections
- Low R<sub>DSon</sub> at zero gate voltage (<30 Ω for PMBFJ111).</li>

#### DESCRIPTION


Symmetrical N-channel junction FETs in a surface mount SOT23 envelope. Intended for use in applications such as analog switches, choppers, commutators, multiplexers and thin and thick film hybrids.

#### **PINNING - SOT23**

PIN	DESCRIPTION
1	drain
2	source
3	gate

#### Note

Drain and source are interchangeable.



#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL.	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	±40	٧
V <sub>GSO</sub>	gate-source voltage		_	-40	٧
$V_{GDO}$	drain-drain voltage		_	-40	٧
I <sub>G</sub>	forward gate current (DC)		-	50	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = 25 °C; note 1	_	300	mW
T <sub>stg</sub>	storage temperature		-65	150	°C
Tj	operating junction temperature	·	_	150	°C

Philips Semiconductors Product specification

# **N-channel junction FETs**

### PMBFJ111/PMBFJ112/PMBFJ113

#### THERMAL CHARACTERISTICS

 $T_j = P(R_{th j-t} + R_{th t-s} + R_{th s-a}) + T_{amb}$ 

SYMBOL PARAMETER		MAX.	UNIT
R <sub>th j-a</sub>	from junction to ambient (note 1)	430	K/W
R <sub>th j-a</sub>	from junction to ambient (note 2)	500	K/W

#### Notes

- 1. Mounted on a ceramic substrate, 8 mm x 10 mm x 0.7 mm.
- 2. Mounted on printed circuit board.

#### STATIC CHARACTERISTICS

 $T_i = 25$  °C.

SYMBOL	PARAMETER	CON	DITIONS	MIN.	MAX.	UNIT
-l <sub>GSS</sub>	reverse gate current	$-V_{GS} = 15 V$ $V_{DS} = 0$		-	1	nA
IDSS	drain current	V <sub>GS</sub> = 0 V <sub>DS</sub> = 15 V	PMBFJ111 PMBFJ112 PMBFJ113	20 5 2	- - -	mA
-V <sub>(BR)</sub> GSS	gate-source breakdown voltage	$-I_G = 1 \mu A$ $V_{DS} = 0$		40	-	V
−V <sub>GS(off)</sub>	gate-source cut-off voltage	$I_D = 1 \mu A$ $V_{DS} = 5 V$	PMBFJ111 PMBFJ112 PMBFJ113	3 1 0.5	10 5 3	V
R <sub>DS(on)</sub>	drain-source on-resistance	V <sub>GS</sub> = 0 V V <sub>DS</sub> = 0.1 V	PMBFJ111 PMBFJ112 PMBFJ113	-	30 50 100	Ω

Philips Semiconductors Product specification

# **N-channel junction FETs**

### PMBFJ111/PMBFJ112/PMBFJ113

#### **DYNAMIC CHARACTERISTICS**

 $T_i = 25 \,^{\circ}C$ .


SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
C <sub>iss</sub>	input capacitance	$V_{DS} = 0$ - $V_{GS} = 10 V$ f = 1 MHz	6	-	pF
		$V_{DS} = 0$ $-V_{GS} = 0$ $f = 1 \text{ MHz}$ $T_{amb} = 25 \text{ °C}$	22	28	pF
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 0$ - $V_{GS} = 10 V$ f = 1 MHz	3	_	pF
Switching times	s (see Fig.2)				
t <sub>r</sub>	rise time	note 1	6	-	ns
t <sub>on</sub>	turn-on time	note 1	13	-	ns
t <sub>f</sub>	fall time	note 1	15	_	ns
t <sub>off</sub>	turn-off time	note 1	35	_	ns

#### Notes

1. Test conditions for switching times are as follows:


 $V_{DD} = 10 \text{ V}, V_{GS} = 0 \text{ to } -V_{GS(off)} \text{ (all types)};$ 

- $-V_{GS(off)} = 12 \text{ V}, R_L = 750 \Omega \text{ (PMBFJ111)};$
- $-V_{GS(off)} = 7 \text{ V, } R_L = 1550 \Omega \text{ (PMBFJ112);}$
- $-V_{GS(off)} = 5 \text{ V}, R_L = 3150 \Omega \text{ (PMBFJ113)}.$



# **N-channel junction FETs**

### PMBFJ111/PMBFJ112/PMBFJ113



# P-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Silicon symmetrical p-channel junction FETs in plastic microminiature SOT-23 envelopes.

They are intended for application with analogue switches, choppers, commutators etc. using SMD technology.

A special feature is the interchangeability of the drain and source connections.

#### QUICK REFERENCE DATA

Drain-source voltage	± V <sub>DS</sub>	max	τ.	30	)		٧
Gate-source voltage	$v_{GSO}$	max	۲.	30	)		٧
Gate current	−¹G	max	ι.	50	)		mΑ
Total power dissipation up to T <sub>amb</sub> = 25 °C	P <sub>tot</sub>	max	ζ.	300	)		mW
		PMB	FJ174	175	176	177	_
Drain current -V <sub>DS</sub> = 15 V; V <sub>GS</sub> = 0	-1DSS	> <	20 135	7 70	2 35	1,5 20	mA mA
Drain-source ON-resistance -V <sub>DS</sub> = 0,1 V; V <sub>GS</sub> = 0	R <sub>DS on</sub>	<	85	125	250	300	Ω


#### **MECHANICAL DATA**

Fig. 1 SOT-23.

# Pinning: 1 = Drain 2 = Source 3 = Gate 0,150 0,090 9 10° max 10° max 10° max 10° 0,4

Dimensions in mm

# Marking codes:



TOP VIEW

Note: Drain and source are interchangeable.

max

# **RATINGS**

Limiting values in accordance with the A	Absolute Maximu	ım Sys	stem (IE)	2 134)			
Drain-source voltage	± V <sub>DS</sub>	max	κ.	30	) .		V
Gate-source voltage	V <sub>GSO</sub>	max	κ.	30	)		V
Gate-drain voltage	$V_{GDO}$	max	κ.	30	)		V
Gate current (d.c.)	−l <sub>G</sub>	max	κ.	50	)		mA
Total power dissipation up to T <sub>amb</sub> = 25 °C*	P <sub>tot</sub>	max		300	1		mW
Storage temperature range	T <sub>stg</sub>		••	–65 to 4			οС
Junction temperature	•			150			°C
Junction temperature	т <sub>ј</sub>	max	ζ.	150	,		,
THERMAL RESISTANCE							
From junction to ambient in free air	R <sub>th j-a</sub>	=		430	430		K/W
STATIC CHARACTERISTICS							
T <sub>j</sub> = 25 <sup>o</sup> C unless otherwise specified		PME	3FJ174	175	176	177	
Gate cut-off current							_
$V_{GS} = 20 \text{ V}; V_{DS} = 0$	<sup>I</sup> GSS	<	1	1	1	1	nΑ
Drain cut-off current							
$-V_{DS} = 15 \text{ V};  V_{GS} = 10 \text{ V}$	<sup>−l</sup> DSX	<	1	1	1	1	nΑ
Drain current		>	20	7	2	1,5	mΑ
$-V_{DS} = 15 \text{ V; } V_{GS} = 0$	-IDSS	<	135	70	35	20	mΑ
Gate-source breakdown voltage							
$I_G = 1 \mu A; V_{DS} = 0$	V(BR)GSS	>	30	30	30	30	V
Gate-source cut-off voltage		>	5	3	1	0,8	V
$-I_D = 10 \text{ nA}; V_{DS} = -15 \text{ V}$	$v_{GSoff}$	> <	10	6	4	2,25	v
Drain-source ON-resistance							
$-V_{DS} = 0.1 \text{ V; } V_{GS} = 0$	R <sub>DS on</sub>	<	85	125	250	300	Ω

<sup>\*</sup> Mounted on a ceramic substrate of 8 mm x 10 mm x 0,7 mm.

pF

pF

# **DYNAMIC CHARACTERISTICS**

T<sub>j</sub> = 25 °C unless otherwise specified

 $\mathbf{C}_{\text{is}}$ 

Cis

typ.

typ.

input capacitance, f = 1 MHz	
$V_{GS} = 10 \text{ V}; V_{DS} = 0 \text{ V}$	
$V_{GS} = V_{DS} = 0$	

Feedback capacitance, f = 1 MHz  $V_{GS} = 10 \text{ V}; V_{DS} = 0 \text{ V}$ 

Switching times (see Fig. 2 + 3)

Delay time Rise time Turn-on time Storage temperature

Fall time Turn-off time

Test conditions:

C <sub>rs</sub>	typ.		4	ļ		рF
	PMB	FJ174	175	176	177	
t <sub>d</sub>	typ.	2	5	15	20	ns
t <sub>r</sub>	typ.	5	10	20	25	ns
ton	typ.	7	15	35	45	ns
t <sub>s</sub>	typ.	5	10	15	20	ns
tf	typ.	10	20	20	25	ns
toff	typ.	15	30	35	45	ns
-V <sub>DD</sub>		10	6	6	6	٧
V <sub>GS off</sub>		12	8	6	3	٧
RL		560	1200	2000	2900	Ω
$v_{GSon}$		0	0	0	o	٧

8

30

Rise time input voltage < 1 ns




Fig. 2 Switching times test circuit




Fig. 3 Input and output waveforms

$$t_d + t_r = t_{on}$$

$$t_s + t_f = t_{off}$$

# PMBFJ308/309/310

#### **FEATURES**

- · Low noise
- Interchangeability of drain and source connections
- · High gain.


## **DESCRIPTION**

Silicon symmetrical n-channel junction FETs in a SOT23 envelope. They are intended for use in VHF amplifiers, the AM input stage of car radios, oscillators and mixers.

## **PINNING - SOT23**

PIN	DESCRIPTION
1	source
2	drain
3	gate

#### PIN CONFIGURATION



## QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
±V <sub>DS</sub>	drain-source voltage		-	25	٧
I <sub>DSS</sub>	drain current	V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0			
	PMBFJ308		12	60	mA
	PMBFJ309		12	30	mA
	PMBFJ310		24	60	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	-	250	mW
-V <sub>GS(off)</sub>	gate-source cut-off voltage	$V_{DS} = 10 \text{ V};$ $I_{D} = 1 \mu A$			
	PMBFJ308		1	6.5	V
	PMBFJ309		1	4	V
	PMBFJ310		2	6.5	V
lY <sub>fs</sub> I	common-source transfer admittance	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 10 mA	10	-	mS

PMBFJ308/309/310

# **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
±V <sub>DS</sub>	drain-source voltage		_	25	٧
-V <sub>GSO</sub>	gate-source voltage		-	25	٧
-V <sub>GDO</sub>	gate-drain voltage		-	25	V
l <sub>G</sub>	forward gate current	DC value	<b>—</b>	50	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	-	250	mW
T <sub>stg</sub>	storage temperature range		-65	150	°C
Т,	junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient	500	K/W
	(note 1)		

## Note

1. Device mounted on an FR4 printed-circuit board.

# PMBFJ308/309/310

# STATIC CHARACTERISTICS

 $T_i = 25$  °C.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
-V <sub>(BR)GSS</sub>	gate-source breakdown voltage	$-I_G = 1 \mu A$ $V_{DS} = 0$	25	-		V
I <sub>DSS</sub>	drain current	V <sub>DS</sub> = 10 V; V <sub>GS</sub> = 0				
	PMBFJ308		12	-	60	mA
	PMBFJ309		12	-	30	mA
	PMBFJ310		24	-	60	mA
-l <sub>GSS</sub>	reverse gate leakage current	$-V_{GS} = 15 \text{ V};$ $V_{DS} = 0$	-	-	1	nA
$V_{GSS}$	gate-source forward voltage	V <sub>DS</sub> = 0; I <sub>G</sub> = 1 mA	-	-	1	٧
-V <sub>GS(off)</sub>	gate-source cut-off voltage	$V_{DS} = 10 \text{ V};$ $I_{D} = 1 \mu A$				
	PMBFJ308		1	-	6.5	٧
	PMBFJ309		1	-	4	V
	PMBFJ310		2	-	6.5	V
R <sub>DS(on)</sub>	drain-source on-resistance	V <sub>DS</sub> = 100 mV; V <sub>GS</sub> = 0	-	50	-	Ω
IY <sub>fs</sub> I	common-source transfer admittance	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 10 mA	10	-	-	mS
IY <sub>os</sub> I	common-source output admittance	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 10 mA	-	-	250	μS


# PMBFJ308/309/310

# **DYNAMIC CHARACTERISTICS**

 $T_i = 25$  °C.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
$C_{is}$	input capacitance	V <sub>DS</sub> = 10 V; -V <sub>GS</sub> = 10 V; f = 1 MHz	3	5	pF
		$V_{DS} = 10 \text{ V};$ $-V_{GS} = 0;$ $T_{amb} = 25 \text{ °C}$	6	_	pF
C <sub>rs</sub>	feedback capacitance	V <sub>DS</sub> = 0; -V <sub>GS</sub> = 10 V; f = 1 MHz	1.3	2.5	pF
g <sub>is</sub>	common-source input conductance	$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 100 \text{ MHz}$	200	-	μS
		$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 450 \text{ MHz}$	3	_	mS
g <sub>fs</sub>	common-source transfer conductance	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 10 mA; f = 100 MHz	13	-	mS
		$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 450 \text{ MHz}$	12	-	mS
−g <sub>rs</sub>	common-source feedback conductance	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 10 mA; f = 100 MHz	30	-	μS
		$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 450 \text{ MHz}$	450	-	μS
g <sub>os</sub>	common-source output conductance	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 10 mA; f = 100 MHz	150	-	μS
		$V_{DS} = 10 \text{ V};$ $I_{D} = 10 \text{ mA};$ $f = 450 \text{ MHz}$	400	-	μS
e <sub>n</sub>	equivalent input noise voltage	V <sub>DS</sub> = 10 V; I <sub>D</sub> = 10 mA; f = 100 Hz	6	-	nV √Hz


# PMBFJ308/309/310



## PMBFJ308, 309 & 310.

 $V_{DS} = 10 \text{ V}; T_i = 25 \,^{\circ}\text{C}.$ 


Fig.2 Drain current as a function of gate-source cut-off voltage.



# PMBFJ308, 309 & 310.

 $V_{DS} = 10 \text{ V}; I_D = 10 \text{ mA}; T_i = 25 ^{\circ}\text{C}.$ 


Fig.3 Common-source transfer admittance as a function of gate-source cut-off voltage.



## PMBFJ308, 309 & 310.

 $V_{DS} = 10 \text{ V; } I_D = 10 \text{ mA; } T_j = 25 \text{ °C.}$ 

Fig.4 Common-source output conductance as a function of gate-source cut-off voltage.




# PMBFJ308, 309 & 310.

 $V_{DS} = 0.1 \text{ V}; V_{GS} = 0; T_i = 25 \,^{\circ}\text{C}.$ 

Fig.5 Drain-source on resistance as a function of gate-source cut-off voltage.


# PMBFJ308/309/310



## PMBFJ308.

 $T_i = 25$  °C.


Fig.6 Output characteristics, typical values.



## PMBFJ308.

 $V_{DS} = 10 \text{ V}; T_i = 25 \text{ }^{\circ}\text{C}.$ 


Fig.7 Input characteristics, typical values.



#### **PMBFJ309.**

 $T_i = 25$  °C.

Fig.8 Output characteristics, typical values.




# PMBFJ309.

 $V_{DS} = 10 \text{ V}; T_i = 25 \text{ }^{\circ}\text{C}.$ 

Fig.9 Input characteristics, typical values.


# PMBFJ308/309/310



#### PMBFJ310.

 $T_i = 25$  °C.


Fig.10 Output characteristics, typical values.



#### PMBFJ310.

 $V_{DS} = 10 \text{ V}; T_i = 25 ^{\circ}\text{C}.$ 


Fig.11 Input characteristics, typical values.



PMBFJ308, 309 & 310.

 $V_{DS} = 10 \text{ V; } T_j = 25 \text{ }^{\circ}\text{C}.$ 

Fig.12 Feedback capacitance, typical values.




PMBFJ308, 309 & 310.

 $V_{DS} = 10 \text{ V; } T_j = 25 \text{ }^{\circ}\text{C}.$ 

Fig.13 Input capacitance, typical values.


# PMBFJ308/309/310




# PMBFJ308, 309 & 310.


 $V_{DS} = 10 \text{ V}; T_i = 25 \text{ }^{\circ}\text{C}.$ 

Fig.14 Drain current as a function of gate-source voltage, typical values.



# PMBFJ308/309/310





PMBFJ308, 309 & 310.

Fig.17 Gate current as a function of junction temperature, typical values.

# PMBFJ308/309/310






Fig.18 Input admittance, typical values.




PMBFJ308, 309 & 310.

 $V_{DS} = 10 \text{ V; } I_{D} = 10 \text{ mA; } T_{amb} = 25 \text{ °C.}$ 

Fig.19 Forward admittance, typical values.





PMBFJ308, 309 & 310.

 $V_{DS} = 10 \text{ V; } I_D = 10 \text{ mA; } T_{amb} = 25 \text{ }^{\circ}\text{C.}$ 

Fig.20 Reverse admittance, typical values.

PMBFJ308, 309 & 310.

 $V_{DS} = 10 \text{ V; } I_D = 10 \text{ mA; } T_{amb} = 25 \text{ °C.}$ 

Fig.21 Output admittance, typical values.

Dimensions in mm

ੈ 0.40 min

# N-CHANNEL SILICON FIELD-EFFECT TRANSISTORS

Symmetrical silicon n-channel junction FETs in plastic TO-92 envelopes. They are intended for applications such as analog switches, choppers, commutators etc.

# **QUICK REFERENCE DATA**

Drain-source voltage	± V <sub>DS</sub>	max.		40	V
Total power dissipation up to T <sub>amb</sub> = 25 °C	P <sub>tot</sub>	max.		360	mW
			PN4391	PN4392	PN4393
Drain current					
$V_{DS} = 20 V; V_{GS} = 0$	IDSS	min.	50	25	5 mA
Gate-source cut-off voltage $V_{DS} = 20 \text{ V; } I_D = 1 \text{ nA}$	−V <sub>GS off</sub>	min. max.	4 10	2	0.5 V 3 V
Drain-source on-resistance					
I <sub>D</sub> = 1 mA; V <sub>GS</sub> = 0	R <sub>DS on</sub>	max.	30	60	100 Ω

#### **MECHANICAL DATA**

Fig.1 TO-92.


## Pinning


1 = Gate


2 = Source

3 = Drain









Note: Drain and source are interchangeable.

Limiting values in accordance with the Absolute Maximum System (IE	C 134)
--	--------

Drain-source voltage	± V <sub>DS</sub>	max.	40	V
Gate-source voltage	-V <sub>GSO</sub>	max.	40	V
Gate-drain voltage	$-V_{GDO}$	max.	40	V
Forward gate current (DC)	۱ <sub>G</sub>	max.	50	mA
Total power dissipation up to T <sub>amb</sub> = 25 °C	P <sub>tot</sub>	max.	360	mW
Storage temperature range	$T_{stg}$		-65 to + 150	oC
Junction temperature	$T_{j}$	max.	150	oC.

## THERMAL RESISTANCE

From junction to ambient in free air  $R_{th j-a} = 350$  K/W

# STATIC CHARACTERISTICS

 $T_i = 25$  °C unless otherwise specified

,			PN4391	PN4392	PN4393
Reverse gate current					
-V <sub>GS</sub> = 20 V; V <sub>DS</sub> = 0 -V <sub>GS</sub> = 20 V; V <sub>DS</sub> = 0	-I <sub>GSS</sub>	max.	1.0	1.0	1.0 nA
T <sub>amb</sub> = 100 °C	<sup>−l</sup> GSS	max.	200	200	200 nA
Drain cut-off current					
$-V_{GS} = 12 V$	DSX	max.	1.0		nA
$-V_{GS} = 7 \text{ V } V_{DS} = 20 \text{ V}$	<sup>I</sup> DSX	max.		1.0	nA
$-V_{GS} = 5 V$	DSX	max.			1.0 nA
-VGS = 12 V -VGS = 7 V -VGS = 5 V VDS = 20 V T <sub>amb</sub> = 100 °C	DSX	max.	200	200	nA
$-V_{GS} = 7V_{amb} = 100  {}^{\circ}C$	DSX	max.		200	nA
	DSX	max.			200 nA
Drain saturation current		min.	50	25	5 mA
$V_{DS} = 20 \text{ V}; V_{GS} = 0$	DSS	max.	150	100	60 mA
Gate-source breakdown voltage					
$-I_G = 1 \mu A; V_{DS} = 0$	-V <sub>(BR)GSS</sub>	min.	40	40	40 V
Gate-source cut-off voltage	(611/433				
$V_{DS} = 20 \text{ V}; I_D = 1 \text{ nA}$	$-V_{GSoff}$	min.	4.0	2.0	0.5 V
VDS 20 V, ID T IIA	* GS 011	max.	10	5.0	3.0 V
Drain-source on-resistance					
$I_D = 1 \text{ mA}; V_{GS} = 0$	$R_{DSon}$	max.	30	60	100 Ω
Drain-source on-voltage					
$V_{GS} = 0$ ; $I_D = 12 \text{ mA}$	$V_{DSon}$	max.	0.4		V
$V_{GS} = 0$ ; $I_D = 6 \text{ mA}$	V <sub>DS on</sub>	max.		0.4	V
$V_{GS} = 0$ ; $I_D = 3 \text{ mA}$	V <sub>DS on</sub>	max.			0.4 V

# **DYNAMIC CHARACTERISTICS**

Ti =	= 25	oC	unless	otherwise	specified
------	------	----	--------	-----------	-----------

1; - 25 -C utiless otherwise specified					
1			PN4391	PN4392	PN4393
Drain-source on-resistance					
$V_{DS} = 0$ ; $V_{GS} = 0$ ; $f = 1 \text{ kHz}$ ; $T_a = 25 \text{ °C}$	R <sub>DS on</sub>	max.	30	60	100 Ω
Input capacitance					
$V_{DS} = 20 \text{ V; } V_{GS} = 0; f = 1 \text{ MHz; } T_a = 25 ^{\circ}\text{C}$	Ciss	max.	16	16	16 pF
Feedback capacitance					
$V_{DS} = 0; -V_{GS} = 12 V$	C <sub>rss</sub>	max.	5		pF
$V_{DS} = 0; -V_{GS} = 7 V \ f = 1 MHz$	C <sub>rss</sub>	max.		5	ρF
$V_{DS} = 0; -V_{GS} = 5 \text{ V}$	C <sub>rss</sub>	max.			5 pF
Switching times					
test conditions					
$V_{DD}$ = 10 V; $V_{GS}$ = 0 to $V_{GS}$ off	<sup>I</sup> D	=	12	6.0	3.0 mA
	−VGS off	-	12	7.0	5.0 V
	$R_L$	=	750	1550	3150 Ω
Rise time	t <sub>r</sub>	max.	5	5	5 ns
Turn-on time	<sup>t</sup> on	max.	15	15	15 ns
Fall time	tf	max.	15	20	30 ns
Turn-off time	toff	max.	20	35	50 ns




Fig.2 Switching times test circuit.




Fig.3 Input and output waveforms.

# PN4416; PN4416A

#### **FEATURES**

- Low noise
- Interchangeability of drain and source connections
- · High gain.

## **DESCRIPTION**


N-channel symmetrical silicon junction FETs in a SOT54 envelope. These devices are intended for use in VHF/UHF amplifiers, oscillators and mixers.

# PINNING - SOT54 (TO-92).

PIN	DESCRIPTION	
1	gate	
2	source	
3	drain	

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage				
	PN4416		_	30	٧
	PN4416A		-	35	V
I <sub>DSS</sub>	drain current	$V_{DS} = 15 \text{ V}; V_{GS} = 0$	5	15	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	_	400	mW
V <sub>GS(off)</sub>	gate-source cut-off voltage	V <sub>DS</sub> = 15 V; I <sub>D</sub> = 1 nA			
	PN4416		_	-6	V
	PN4416A		-2.5	-6	v
IY <sub>fs</sub> I	common-source transfer admittance	V <sub>DS</sub> = 15 V; V <sub>GS</sub> = 0; f = 1 kHz	4.5	7.5	mS



PN4416; PN4416A

## **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage				
	PN4416		-	30	V
	PN4416A		-	35	V
V <sub>GSO</sub>	gate-source voltage				
	PN4416		_	-30	V
	PN4416A		_	-35	V
$V_{GDO}$	gate-drain voltage				
	PN4416		_	-30	V
	PN4416A		-	-35	V
l <sub>G</sub>	DC forward gate current		-	10	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	_	400	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
T,	junction temperature			150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient (note 1)	350 K/W

#### Note

1. Mounted on a printed-circuit board, maximum lead length 4 mm, mounting pad for drain leads 10 mm².

#### STATIC CHARACTERISTICS

T<sub>i</sub> = 25 °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>(BR)GSS</sub>	gate-source breakdown voltage	$V_{DS} = 0; I_{G} = -1 \mu A$			
	PN4416		-30	-	v
: [	PN4416A		-35	-	v
I <sub>GSS</sub>	reverse gate leakage current	$V_{DS} = 0; V_{GS} = -15 \text{ V}$	-	-1	nA
I <sub>DSS</sub>	drain current	$V_{DS} = 15 \text{ V}; V_{GS} = 0$	5	15	mA
V <sub>GSS</sub>	gate-source forward voltage	$V_{DS} = 0; I_{G} = 1 \text{ mA}$	-	1	V
V <sub>GS(off)</sub>	gate-source cut-off voltage	$V_{DS} = 15 \text{ V; } I_{D} = 1 \text{ nA}$			
	PN4416		_	-6	v
	PN4416A		-2.5	-6	v
IY <sub>fs</sub> I	common source transfer admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$	4.5	7.5	mS
IY <sub>os</sub> I	common source output admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$			
	PN4416		_	50	μS
	PN4416A		_	50	μS

# PN4416; PN4416A

#### **DYNAMIC CHARACTERISTICS**


 $T_i = 25 \, ^{\circ}\text{C}; \, V_{DS} = 15 \, \text{V}; \, V_{GS} = 0.$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C <sub>is</sub>	input capacitance	f = 1 MHz	1-	-	4	pF
C <sub>os</sub>	output capacitance	f = 1 MHz	_	_	2	pF
C <sub>rs</sub>	feedback capacitance	f = 1 MHz	-	-	0.8	pF
g <sub>is</sub>	common source input conductance	f = 100 MHz	_	-	100	μS
		f = 400 MHz	-	-	1	mS
g <sub>fs</sub>	common source transfer conductance	f = 100 MHz	_	5.2	-	mS
		f = 400 MHz	4	5	_	mS
g <sub>rs</sub>	common source feedback	f = 100 MHz	_	-8	-	μS
	conductance	f = 400 MHz	-	-100	-	μS
g <sub>os</sub>	common source output	f = 100 MHz	_	-	75	μS
	conductance	f = 400 MHz	-	-	100	μS
V <sub>n</sub>	equivalent input noise voltage	f = 100 Hz	-	5	-	nV/√HZ



 $V_{DS} = 15 \text{ V}; T_i = 25 \,^{\circ}\text{C}.$ 


Fig.2 Drain current as a function of gate-source cut-off voltage; typical values.



 $V_{DS} = 15 \text{ V}; T_j = 25 \,^{\circ}\text{C}.$ 


Fig.3 Common source transfer admittance as a function of gate-source cut-off voltage; typical values.

# PN4416; PN4416A




 $V_{DS} = 15 \text{ V}; T_j = 25 \,^{\circ}\text{C}.$ 

Fig.4 Common source output conductance as a function of gate-source cut-off voltage; typical values.




 $T_i = 25 \,^{\circ}C$ .

Fig.5 Typical output characteristics.



 $V_{DS} = 15 \text{ V}; T_i = 25 \text{ }^{\circ}\text{C}.$ 


Fig.6 Typical input characteristics.



 $V_{DS} = 15 \text{ V}; T_j = 25 \text{ °C}.$ 

Fig.7 Typical feedback capacitance.

# PN4416; PN4416A



 $V_{DS} = 15 \text{ V}; T_j = 25 \,^{\circ}\text{C}.$ 

Fig.8 Typical input capacitance.




Fig.9 Gate current as a function of drain-gate voltage, typical values.





Fig.10 Power derating curve.



 $V_{DS}$  = 15 V;  $V_{GS}$  = 0;  $T_{amb}$  = 25 °C.

Fig.11 Common source input conductance; typical values.

# PN4416; PN4416A







Fig.12 Common source transfer conductance;

typical values.







 $V_{DS} = 15 \text{ V}; V_{GS} = 0; T_{amb} = 25 \text{ °C}.$ 

Fig.14 Common source output conductance; typical values.

#### **SPICE parameters for PN4416**

September 1992; version 1.0.

September 1992, version 1.0.					
1	VTO = −3.553 V				
2	BETA = 792.6	μ <b>Α</b> /V²			
3	LAMBDA = 18.46	m/V			
4	RD = 7.671	Ω			
5	RS = 7.671	Ω			
6	IS = 333.4	аА			
7	CGSO = 2.920	pF			
8	CGDO = 2.261	pF			
9	PB = 1.090	v			
10 (note 1)	FC = 500.0	m			

#### Note

1. Parameter not extracted; default value.

# **N-channel junction FETs**

# PZFJ108; PZFJ109; PZFJ110

#### **FEATURES**

- · High-speed switching
- Interchangeability of drain and source connections
- Low R<sub>DSon</sub> at zero gate voltage (<8 Ω for PZFJ108).</li>

## **DESCRIPTION**


Symmetrical N-channel junction FETs in a SOT223 envelope. Intended for use in applications such as analog switches, choppers and commutators, as well as in audio amplifiers.

#### **PINNING - SOT223**

PIN	DESCRIPTION
1	drain
2	gate
3	source
3	gate

#### Note

Drain and source are interchangeable.



Philips Semiconductors Product specification

# N-channel junction FETs

# PZFJ108/PZFJ109/PZFJ110

## **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
±V <sub>DS</sub>	drain-source voltage	·	-	25	V
-V <sub>GSO</sub>	gate-source voltage		-	25	V
-V <sub>GDO</sub>	gate-drain voltage		-	25	V
IG	forward gate current	DC	-	50	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 50 °C (note 1)	-	1.5	W
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>i</sub>	operating junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient (note 1)	83.3	K/W

#### Notes

1. Device mounted on an epoxy PCB, 40 mm x 40 mm x 1.5 mm. Mounting pad for the gate lead minimum 6 cm<sup>2</sup>.

#### STATIC CHARACTERISTICS

 $T_j = 25$  °C.

SYMBOL	PARAMETER	CONDI	TIONS	MIN.	MAX.	UNIT
-lgss	reverse gate current	$-V_{GS} = 15 V$ $V_{DS} = 0$		-	3	nA
I <sub>DSX</sub>	drain-source cut-off current	$-V_{GS} = 10 \text{ V}$ $V_{DS} = 5 \text{ V}$		-	3	nA
I <sub>DSS</sub>	drain current	$V_{GS} = 0$ $V_{DS} = 15 \text{ V}$	PZFJ108 PZFJ109 PZFJ110	80 40 10	- - -	mA
-V <sub>(BR)GSS</sub>	gate-source breakdown voltage	$-I_G = 1 \mu A$ $V_{DS} = 0$		-	25	v
-V <sub>GS(off)</sub>	gate-source cut-off voltage	I <sub>D</sub> = 1 μA V <sub>DS</sub> = 5 V	PZFJ108 PZFJ109 PZFJ110	3 2 0.5	10 6 4	V
R <sub>DS(on)</sub>	drain-source on-resistance	V <sub>GS</sub> = 0 V V <sub>DS</sub> = 0.1 V	PZFJ108 PZFJ109 PZFJ110	- - -	8 12 18	Ω

Product specification

# **N-channel junction FETs**

# PZFJ108/PZFJ109/PZFJ110

#### **DYNAMIC CHARACTERISTICS**

 $T_j = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	TYP.	MAX.	UNIT
C <sub>is</sub>	input capacitance	V <sub>DS</sub> = 0 -V <sub>GS</sub> = 10 V f = 1 MHz	15	30	pF
C <sub>is</sub>	input capacitance	$V_{DS} = 0$ $-V_{GS} = 0$ $f = 1 \text{ MHz}$ $T_{amb} = 25 \text{ °C}$	50	85	pF
C <sub>rs</sub>	feedback capacitance	V <sub>DS</sub> = 0 -V <sub>GS</sub> = 10 V f = 1 MHz	8	15	pF
Switching	times (see Figs. 2 and 3)				
t <sub>d</sub>	delay time	note 1	2	-	ns
ton	turn-on time	note 1	4	-	ns
ts	storage time	note 1	4	-	ns
t <sub>off</sub>	turn-off time	note 1	6	-	ns

#### **Notes**


1. Test conditions for switching times are as follows:

 $V_{DD} = 1.5 \text{ V}, V_{GS} = 0 \text{ to } -V_{GS(off)} \text{ (all types)};$ 

 $-V_{GS(off)} = 12 \text{ V}, R_L = 100 \Omega \text{ (PZFJ108)};$ 

 $-V_{GS(off)} = 7 \text{ V}, R_L = 100 \Omega \text{ (PZFJ109)};$ 


 $-V_{GS(off)} = 5 \text{ V}, R_L = 100 \Omega \text{ (PZFJ110)}.$ 



Product specification

# N-channel junction FETs

# PZFJ108/PZFJ109/PZFJ110



# VN2406L

## **FEATURES**

- Very low R<sub>DSon</sub>
- · Direct interface to C-MOS, TTL, etc
- · High-speed switching
- · No secondary breakdown.

## **DESCRIPTION**


N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope. Intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

#### PINNING - TO-92 variant

PIN	IN DESCRIPTION	
1	drain	
2	gate	
3	source	

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
V <sub>DS</sub> drain-source voltage (DC) 240		V	
V <sub>GSth</sub>	gate-source threshold voltage	2	V
I <sub>D</sub>	drain current (DC)	210	mA
R <sub>DSon</sub>	drain-source on-state resistance	6	Ω



Philips Semiconductors Product specification

# N-channel enhancement mode vertical D-MOS transistor

VN2406L

#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	240	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	-	40	V
lD	drain current	DC value	-	210	mA
I <sub>DM</sub>	drain current	peak value	-	1.2	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	_	1	W
T <sub>stg</sub>	storage temperature range		-65	+150	°C
T <sub>i</sub>	junction temperature		-	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient (note 1)	125	K/W

## Notes

1. Transistor mounted on printed circuit board, maximum lead length 4 mm, mounting pad for drain lead minimum 10 mm x 10 mm.


VN2406L


#### **CHARACTERISTICS**


 $T_i = 25$  °C.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 100 \mu\text{A}$ $V_{GS} = 0$	240	-	-	V
IDSS	drain-source leakage current	V <sub>DS</sub> = 120 V V <sub>GS</sub> = 0	-	-	10	μА
±lgss	gate-source leakage current	$V_{DS} = 0$ $\pm V_{GS} = 20 \text{ V}$	-	-	100	nA
V <sub>GS(th)</sub>	gate threshold voltage	$I_D = 1 \text{ mA}$ $V_{DS} = V_{GS}$	0.8	-	2	V
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 500 mA V <sub>GS</sub> = 10 V	-	-	6	Ω
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 100 mA V <sub>GS</sub> = 2.5 V	-	-	10	Ω
Y <sub>fs</sub>	transfer admittance	I <sub>D</sub> = 300 mA V <sub>DS</sub> = 25 V	200	400	-	mS
C <sub>iss</sub>	input capacitance	$V_{DS} = 25 V$ $V_{GS} = 0$ $f = 1 MHz$	-	65	90	pF
Coss	output capacitance	$V_{DS} = 25 V$ $V_{GS} = 0$ $f = 1 MHz$	-	20	30	pF
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 25 V$ $V_{GS} = 0$ $f = 1 MHz$	-	5	15	pF
Switching ti	mes (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$I_D = 250 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0-10 \text{ V}$	-	5	10	ns
t <sub>off</sub>	turn-off time	$I_D = 250 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0-10 \text{ V}$	-	20	30	ns

VN2406L









VN2406L




Fig.6 Typical transfer characteristics;  $V_{DS} = 10 \text{ V}$ ;  $T_i = 25 \,^{\circ}\text{C}$ ;.




Fig.7 Typical on-resistance as a function of drain current;  $T_i = 25$  °C;.




Fig.8 Typical capacitances as a function of drain-source voltage;  $V_{GS}=0; f=1$  MHz;  $T_j=25$  °C;.




Fig.9 Temperature coefficient of gate-source threshold voltage;

 $k = \frac{+V_{GS(th)} \ at \ T_{j}}{+V_{GS(th)} \ at \ 25 \ ^{\circ}C}$  ;  $V_{GS(th)} \ at \ 1 \ mA$  ; typical values.

787

VN2406L




Fig. 10 Temperature coefficient of drain-source onresistance;

$$k = \frac{R_{DS(on)} \text{ at } T_j}{R_{DS(on)} \text{ at } 25 \, ^{\circ}\text{C}}; \text{ typical values}.$$

# **VN2410L**

#### **FEATURES**

- Very low R<sub>DSon</sub>
- · Direct interface to C-MOS, TTL, etc
- · High-speed switching
- · No secondary breakdown.

#### DESCRIPTION


N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope. Intended for use as a line current interruptor in telephone sets and for applications in relay, high-speed and line transformer drivers.

## PINNING - TO-92 variant

PIN	DESCRIPTION	
1	drain	
2	gate	
3	source	

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage (DC)	240	V
V <sub>GSth</sub>	gate-source threshold voltage	2	V
I <sub>D</sub>	drain current (DC)	150	mA
R <sub>DSon</sub>	drain-source on-state resistance	10	Ω



Philips Semiconductors Product specification

# N-channel enhancement mode vertical D-MOS transistor

VN2410L

## **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	240	V
±V <sub>GSO</sub>	gate-source voltage	open drain	-	40	V
ID	drain current	DC value	-	150	mA
I <sub>DM</sub>	drain current	peak value	-	1.2	Α
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	1	W
T <sub>stg</sub>	storage temperature range		-65	+150	°C
T <sub>i</sub>	junction temperature		-	150	°C

# THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient (note 1)	125	K/W

#### **Notes**

1. Transistor mounted on printed circuit board, maximum lead length 4 mm, mounting pad for drain lead minimum 10 mm x 10 mm.

Philips Semiconductors Product specification

# N-channel enhancement mode vertical D-MOS transistor

**VN2410L** 


## **CHARACTERISTICS**


 $T_j = 25$  °C.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	I <sub>D</sub> = 100 μA V <sub>GS</sub> = 0	240	-	-	V
IDSS	drain-source leakage current	V <sub>DS</sub> = 120 V V <sub>GS</sub> = 0	-	-	10	μА
±lGSS	gate-source leakage current	$V_{DS} = 0$ $\pm V_{GS} = 20 \text{ V}$	-	-	100	nA
V <sub>GS(th)</sub>	gate threshold voltage	$I_D = 1 \text{ mA}$ $V_{DS} = V_{GS}$	0.8	-	2	V
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 500 mA V <sub>GS</sub> = 10 V	-	-	10	Ω
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 100 mA V <sub>GS</sub> = 2.5 V	-	-	10	Ω
Y <sub>fa</sub>	transfer admittance	I <sub>D</sub> = 300 mA V <sub>DS</sub> = 25 V	200	400	-	mS
C <sub>iss</sub>	input capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0 f = 1 MHz	-	65	90	pF
Coss	output capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0 f = 1 MHz	-	20	30	pF
C <sub>rss</sub>	feedback capacitance	V <sub>DS</sub> = 25 V V <sub>GS</sub> = 0 f = 1 MHz	-	5	15	pF
Switching ti	mes (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$I_D = 250 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0-10 \text{ V}$	-	5	10	ns
t <sub>off</sub>	turn-off time	$I_D = 250 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0-10 \text{ V}$	-	20	30	ns


# N-channel enhancement mode vertical D-MOS transistor

**VN2410L** 









# N-channel enhancement mode vertical D-MOS transistor

**VN2410L** 




Fig.6 Typical transfer characteristics;  $V_{DS} = 10 \text{ V}$ ;  $T_i = 25 \,^{\circ}\text{C}$ ;.




Fig.7 Typical on-resistance as a function of drain current;  $T_i = 25$  °C;.




Fig.8 Typical capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ; f = 1 MHz;  $T_j = 25$  °C;.




Fig.9 Temperature coefficient of gate-source threshold voltage;

 $k = \frac{+V_{GS(th)} \text{ at } T_j}{+V_{GS(th)} \text{ at } 25 \, ^{\circ}\text{C}} \, ; \, V_{GS(th)} \, \text{at 1 mA; typical values.}$ 

# N-channel enhancement mode vertical D-MOS transistor

**VN2410L** 




Fig. 10 Temperature coefficient of drain-source onresistance;

$$k = \frac{R_{DS(on)} \ at \ T_j}{R_{DS(on)} \ at \ 25 \ ^{\circ}C} \ ; \ typical \ values.$$

## **N-CHANNEL FETS**

Silicon symmetrical n-channel depletion type junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for low power switching applications in industrial service.

## **QUICK REFERENCE DATA**


Drain-source voltage	$^{\pm }V_{DS}$	max	<b>c.</b>	40		V
Total power dissipation up to T <sub>case</sub> = 25 °C	P <sub>tot</sub>	max	<b>(</b>	1.5		W
Drain current			2N4091	2N4092	2N409	3
$V_{DS} = 20 \text{ V}; V_{GS} = 0$	IDSS	>	30	15	8	mΑ
Gate-source cut-off voltage I <sub>D</sub> = 1 nA; V <sub>DS</sub> = 20 V	-V <sub>(P)GS</sub>	> <	5,0 10	2,0 7,0	1,0 5,0	V V
Drain-source resistance (on) at $f = 1 \text{ kHz}$ $I_D = 0$ ; $V_{GS} = 0$	R <sub>DS on</sub>	<	30	50	80	Ω
Feedback capacitance at $f = 1 \text{ MHz}$ $V_{DS} = 0$ ; $-V_{GS} = 20 \text{ V}$	C <sub>rs</sub>	<	-	5,0		pF
Turn-off time $V_{DD} = 3.0 \text{ V}; V_{GS} = 0$ $I_{D} = 6.6 \text{ mA}; -V_{GSM} = 12 \text{ V}$ 2N4091 $I_{D} = 4.0 \text{ mA}; -V_{GSM} = 8 \text{ V}$ 2N4092	t <sub>off</sub>	<		40 60		ns ns
$I_D = 2.5 \text{ mA}; -V_{GSM} = 6 \text{ V}$ 2N4093	<sup>t</sup> off <sup>t</sup> off	<		80		ns


#### **MECHANICAL DATA**


Dimensions in mm

Fig. 1 TO-18.

Gate connected to case







Note: Drain and source are interchangeable.

Accessories: 56246 (distance disc).

## 2N4091 to 4093

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages				
Drain-source voltage	${}^{\pm }{ m V}_{ m DS}$	max.	40	V
Drain-gate voltage (open source)	$v_{\mathrm{DGO}}$	max.	40	V
Gate-source voltage (open drain)	$-v_{GSO}$	max.	40	V
Current				
Forward gate current (DC)	$I_G$	max.	10	mA
Total power dissipation up to $T_{case} = 25$ $^{o}C$	P <sub>tot</sub>	max.	1.5	w
Storage temperature range	$\mathrm{T_{stg}}$	-55 to	+175	°C
Junction temperature	Тj	max.	175	$^{\mathrm{o}}\mathrm{C}$
THERMAL RESISTANCE				
From junction to case in free air	R.,	=	100	K/W
a a serie junto trans to state in 1100 til	R <sub>th j-c</sub>		100	,

## **CHARACTERISTICS**

 $T_{amb} = 25$   $^{o}$ C unless otherwise specified

## Drain currents

$V_{DG} = 20 \text{ V}; I_S = 0$	$I_{\mathrm{DGO}}$	<		0.2		nA
$V_{DG} = 20 \text{ V}; I_{S} = 0; T_{amb} = 150 ^{\circ}\text{C}$	$I_{\mathrm{DGO}}$	<		0.4		μΑ
Source current						
$V_{SG} = 20 \text{ V}; I_D = 0$	$I_{SGO}$	<		0.2		nA
Drain cut-off current		_2	N4091	2N4092	2N409	3
$V_{DS} = 20 \text{ V}; -V_{GS} = 12 \text{ V}$	I <sub>DSX</sub>	<	0.2	-	-	nA
$V_{DS} = 20 \text{ V}; -V_{GS} = 8 \text{ V}$	IDSX	<	- 1	0.2	-	nA
$V_{DS} = 20 \text{ V}; -V_{GS} = 6 \text{ V}$	IDSX	<		-	0.2	nA
$V_{DS} = 20 \text{ V}; -V_{GS} = 12 \text{ V}; T_{amb} = 150 ^{O}\text{C}$	$I_{DSX}$	<	0.4	_	-	μΑ
$V_{DS} = 20 \text{ V}; -V_{GS} = 8 \text{ V}; T_{amb} = 150 ^{o}\text{C}$	$I_{DSX}$	<	States	0.4	-	$\mu A$
$V_{DS} = 20 \text{ V}; -V_{GS} = 6 \text{ V}; T_{amb} = 150 ^{o}\text{C}$	$I_{DSX}$	<	_	-	0.4	μΑ
Gate-source breakdown voltage						
$-I_G = 1.0 \mu\text{A};  V_{DS} = 0$	-V <sub>(BR)GS</sub>	ss>	40	40	40	V
Drain current 1)						
$V_{DS} = 20 \text{ V}; V_{GS} = 0$	$I_{DSS}$	>	30	15	8	mA
Gate-source cut-off voltage						
$I_D = 1 \text{ nA}; V_{DS} = 20 \text{ V}$	-V(P)GS	>	$\frac{5.0}{10}$	2.0 7.0	1.0	V V
Drain-source voltages (on)			10	7.0		·
$I_D = 6.6 \text{ mA}; V_{GS} = 0$	V <sub>DSon</sub>	<	0.2	_	_	V
$I_D = 4.0 \text{ mA}; V_{GS} = 0$	V <sub>DSon</sub>	<	_	0.2	_	V
$I_D = 2.5 \text{ mA}; V_{GS} = 0$	V <sub>DSon</sub>	<	_	_	0.2	V
Drain- source resistance (on)						
$I_D = 1.0 \text{ mA}; V_{GS} = 0$	R <sub>DSon</sub>	<	30	50	80	Ω
Drain-source resistance (on) at f = 1 kHz						
$I_D = 0; V_{GS} = 0$	R <sub>DS on</sub>	<	30	50	80	Ω

<sup>1)</sup> Measured under pulsed conditions:  $t_p \le 300 \ \mu s$ ;  $\delta \le 0.03$ 

## CHARACTERISTICS (continued)

 $T_{amb} = 25$  oC unless otherwise specified

y-parameters at f = 1 MHz (common source)

Input capacitance

$$V_{DS} = 20 \text{ V}$$
;  $V_{GS} = 0$ 

5

pF

Feedback capacitance

$$V_{DS} = 0$$
 ;  $-V_{GS} = 20 \text{ V}$ 

Switching times

$$V_{DD} = 3,0 \text{ V}; \quad V_{GS} = 0$$


		2N4091	2N4092	2N4093	
$I_{\mathbf{D}}$	=	6,6	4,0	2,5	mA
$-V_{GSM}$	=	12	8	6	V
$t_{\mathbf{d}}$	<	15	15	20	ns
$t_{\mathbf{r}}$	<	10	20	40	ns
toff	<	40	60	80	ns


Delay time

Rise time

Turn-off time

Test circuit:





$$R = \frac{2,8}{I_D}$$

Pulse generator:

$t_{\mathbf{r}}$	<	1	ns
$t_f$	<	1	ns

$$\delta$$
 = 0,1

$$R_S = 50 \Omega$$

## Oscilloscope:

$$t_r$$
 < 0,4 ns

$$R_i > 9,8 M\Omega$$

$$C_{\mathbf{i}}$$
 < 1,7 pF

## **N-channel junction FETs**

## 2N4220/A; 2N4221/A; 2N4222/A

### **FEATURES**

- High gain in VHF range
- · Low receiver noise figure

### **DESCRIPTION**


Symmetrical N-channel junction FETs in a TO-72 envelope. Intended for use as a VHF amplifier and in oscillators and mixers.

## **PINNING - TO-72**

PIN	DESCRIPTION
1	drain
2	source
3	gate
4	shield lead connected to case

#### Note

1. Drain and source are interchangeable.



## **N-channel J-FETs**

## 2N4220/4220A/4221/4221A/4222/4222A


### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
±V <sub>DS</sub>	drain-source voltage		-	30	٧
-V <sub>GS</sub>	gate-source voltage		-	30	٧
$V_{DG}$	drain-gate voltage		-	30	٧
ID	drain current		-	15	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C	-	300	mW
T <sub>stg</sub>	storage temperature range		-65	175	°C
Tj	junction temperature		-	175	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient	500	K/W



Philips Semiconductors Product specification

## **N-channel J-FETs**

## 2N4220/4220A/4221/4221A/4222/4222A

## **CHARACTERISTICS**

T<sub>amb</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER CONDITIONS			MIN.	TYP.	MAX.	UNIT
-V <sub>(BR)</sub> GSS	gate-source breakdown voltage	-l <sub>G</sub> = 10 μA V <sub>DS</sub> = 0		30	-	-	V
-l <sub>GSS</sub>	gate-source leakage current	-V <sub>GS</sub> = 15 V V <sub>DS</sub> = 0		-	-	0.1	nA
		-V <sub>GS</sub> = 15 V V <sub>DS</sub> = 0 T <sub>amb</sub> = 150 °C		-	-	100	nA
I <sub>DSS</sub>	drain-source current	V <sub>DS</sub> = 15 V V <sub>GS</sub> = 0	2N4220/A 2N4221/A 2N4222/A	0.5 2 5		3 6 15	mA mA mA
-V <sub>GS</sub>	gate-source voltage	V <sub>DS</sub> = 15 V I <sub>D</sub> = 50 μA	2N4220/A	0.5	-	2.5	٧
		V <sub>DS</sub> = 15 V I <sub>D</sub> = 200 μA	2N4221/A	1	-	5	V
		V <sub>DS</sub> = 15 V I <sub>D</sub> = 500 μA	2N4222/A	2	-	6	V
-V <sub>P(GS)</sub>	gate-source cut-off voltage	V <sub>DS</sub> = 15 V I <sub>D</sub> = 0.1 nA	2N4220/A 2N4221/A 2N4222/A	- - -	- - -	4 6 8	<b>&gt;</b> >>
g <sub>fs</sub>	transfer conductance	V <sub>DS</sub> = 15 V V <sub>GS</sub> = 0 f = 1 kHz	2N4220/A 2N4221/A 2N4222/A	1 2 2.5	-	4 5 6	mS mS mS
y <sub>fs</sub>	transfer admittance	V <sub>DS</sub> = 15 V V <sub>GS</sub> = 0 f = 100 MHz		750	-	-	μS
lyos	output admittance	V <sub>DS</sub> = 15 V V <sub>GS</sub> = 0 f = 1 kHz	2N4220/A 2N4221/A 2N4222/A	-	-	10 20 40	μS μS μS
C <sub>iss</sub>	input capacitance	V <sub>DS</sub> = 15 V V <sub>GS</sub> = 0 f = 1 MHz		-	4.5	6	pF
-C <sub>rss</sub>	feedback capacitance	V <sub>DS</sub> = 15 V V <sub>GS</sub> = 0 f = 1 MHz		-	1.2	2	pF
Coss	output capacitance	$V_{DS} = 15 V$ $V_{GS} = 0$ $f = 30 MHz$	:	-	1.5	-	pF
R <sub>DS(on)</sub>	drain-source on resistance	V <sub>DS</sub> = 0 V <sub>GS</sub> = 0	2N4220/A 2N4221/A 2N4222/A	-	500 400 300	- - -	$\Omega$ $\Omega$ $\Omega$
F	noise figure	$V_{DS} = 15 V$ $V_{GS} = 0$ $R_S = 1 M\Omega$ $f = 100 Hz$	2N4220A 2N4221A 2N4222A	-	-	2.5	dB

April 1995

## **N-channel junction FETs**

2N4340

#### **FEATURES**

- Low noise, noise figure < 1 dB
- · High off isolation.

#### **DESCRIPTION**

Symmetrical N-channel silicon junction field-effect transistor in a TO-18 metal envelope. Intended for use in small-signal audio amplifiers, as a switch in choppers and as a voltage controlled resistor.

# g d s MAM199 Fig.1 Simplified outline and symbol.

### **PINNING - TO-18**

PIN	DESCRIPTION
1	source
2	drain
3	gate

#### Note

1. Drain and source are interchangeable.

## N-channel J-FET

2N4340


### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
-V <sub>GD</sub>	gate-drain voltage		-	50	٧
-V <sub>GS</sub>	gate-source voltage		-	50	٧
lg	gate current		-	50	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C	-	300	mW
T <sub>stg</sub>	storage temperature range		-65	200	°C
Tj	junction temperature		-	175	°C

### THERMAL RESISTANCE

SYMBOL PARAMETER		PARAMETER	VALUE	UNIT
ſ	R <sub>th i-a</sub>	from junction to ambient	500	K/W



803

## N-channel J-FET 2N4340

## **CHARACTERISTICS**

 $T_{amb} = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
-V <sub>(BR)GSS</sub>	gate-source breakdown voltage	V <sub>DS</sub> = 0 -I <sub>G</sub> = 1 μA	50	-	-	V
IDSS	drain-source current	V <sub>GS</sub> = 0 V <sub>DS</sub> = 15 V	1.2	-	3.6	mA
DSX	drain-source cut-off current	-V <sub>GS</sub> = 5 V V <sub>DS</sub> = 15 V	-	- 1	0.05	nA
-lgss	gate-source leakage current	$V_{DS} = 0$ $-V_{GS} = 30 \text{ V}$	-	-	0.1	nA
-l <sub>GSS</sub>	gate-source leakage current	$V_{DS} = 0$ $-V_{GS} = 30 \text{ V}$ $T_{amb} = 150 \text{ °C}$	-	-	0.1	μА
-V <sub>P(GS)</sub>	gate-source cut-off voltage	$I_D = 0.1 \mu A$ $V_{DS} = 15 V$	1	-	3	V
r <sub>ds(on)</sub>	drain-source on resistance	$V_{DS} = 0$ $V_{GS} = 0$ f = 1  kHz	-	-	1.5	kΩ
9fs	transfer conductance	V <sub>DS</sub> = 15 V V <sub>GS</sub> = 0 f = 1 kHz	1.3	-	3	mS
gos	output conductance	V <sub>DS</sub> = 15 V V <sub>GS</sub> = 0 f = 1 kHz	-	-	30	μS
C <sub>iss</sub>	input capacitance	V <sub>DS</sub> = 15 V V <sub>GS</sub> = 0 f = 1 MHz	-	-	7	pF
C <sub>rs</sub>	feedback capacitance	V <sub>DS</sub> = 15 V V <sub>GS</sub> = 0 f = 1 MHz	-	-	3	pF
F	noise figure	$V_{GS} = 0$ $V_{DS} = 15 \text{ V}$ $R_G = 1 \text{ M}\Omega$ $f = 1 \text{ kHz}$ $B = 200 \text{ Hz}$	-	-	1	dB

## **N-CHANNEL FETS**

Silicon symmetrical n-channel depletion type junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for low power, chopper or switching, application in industrial service.

### **QUICK REFERENCE DATA**

Drain-source voltage		± V <sub>DS</sub>	max		40		٧
Total power dissipation up to $T_{case} =$	25 °C	$P_{tot}$	max		1.5		W
Drain current				2N4391	2N4392	2N439	3
V <sub>DS</sub> = 20 V; V <sub>GS</sub> = 0		IDSS	>	50	25	5	mΑ
Gate-source cut-off voltage $I_D = 1 \text{ nA}$ ; $V_{DS} = 20 \text{ V}$		-V <sub>(P)GS</sub>	> <	4,0 10	2,0 5,0	0,5 3,0	
Drain-source resistance (on) at $f = 1 \text{ k}$ $I_D = 1 \text{ mA}$ ; $V_{GS} = 0$	Hz	R <sub>DSon</sub>	<	30	60	100	Ω
Feedback capacitance at f = 1 MHz $V_{DS}$ = 0; $-V_{GS}$ = 12 V $V_{DS}$ = 0; $-V_{GS}$ = 7 V $V_{DS}$ = 0; $-V_{GS}$ = 5 V	2N4391 2N4392 2N4393	C <sub>rs</sub>	<	3,5	3,5	3,5	pF
Turn-off time $V_{DD} = 10 \text{ V}; V_{GS} = 0$							
$I_D = 12 \text{ mA; } -V_{GSoff} = 12 \text{ V}$		toff	<	20	_	-	ns
$I_D$ = 6,0 mA; $-V_{GSoff}$ = 7 V $I_D$ = 3,0 mA; $-V_{GSoff}$ = 5 V		<sup>t</sup> off <sup>t</sup> off	<	_	35 –	50	ns ns

### **MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-18.

Gate connected to case


## Pinning


1 = source

2 = drain

3 = gate







Note: Drain and source are interchangeable.

Accessories: 56246 (distance disc).

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm v_{DS}$	max.	40	)	V
Drain-gate voltage (open source)	$v_{\mathrm{DGO}}$	max.	40	)	V
Gate-source voltage	$-v_{GSO}$	max.	40	)	v
Gate current (DC)	$^{\mathrm{I}}\mathrm{_{G}}$	max.	50	)	mA
Total power dissipation up to $T_{case} = 25^{\circ}C$	P <sub>tot</sub>	max.	1.5	i	w
Storage temperature range	$T_{ extsf{stg}}$	<del>-</del> 65	to +175	;	$^{\mathrm{o}}\mathrm{C}$
Junction temperature	$T_{\mathbf{j}}$	max.	175	<b>i</b>	$^{\mathrm{o}}\mathrm{C}$
From junction to case in free air	R <sub>th</sub> j-c	=	100	)	K/W
CHARACTERISTICS	T <sub>amb</sub> = 25	<sup>O</sup> C unle	ss other	wise s <sub>l</sub>	pecified
Gate cut-off current					
$-V_{GS} = 20 \text{ V}; V_{DS} = 0$	$-I_{GSS}$ <		0.1	1	nA
$-v_{GS} = 20 \text{ V}; v_{DS} = 0; T_{amb} = 150  {}^{o}\text{C}$	-I <sub>GSS</sub> <		0.2	2	μΑ
	CDD				
Drain cut-off current		2N4391	2N4392	2N4393	3
Drain cut-off current  VDS = 20 V; -VGS = 12 V			2N4392 -	2N4393 -	nA
And the production of the Contract of the Cont	32.5	0.1	2N4392 - 0.1	2N4393  -  -	-
$V_{DS} = 20 \text{ V}; -V_{GS} = 12 \text{ V}$	I <sub>DSX</sub> <	0.1	_	2N4393 - - 0.1	nA
$V_{DS} = 20 \text{ V}; -V_{GS} = 12 \text{ V}$ $V_{DS} = 20 \text{ V}; -V_{GS} = 7 \text{ V}$ $V_{DS} = 20 \text{ V}; -V_{GS} = 5 \text{ V}$	I <sub>DSX</sub> < I <sub>DSX</sub> <	0.1	- 0.1 -	-	nA nA nA
$V_{DS} = 20 \text{ V}; -V_{GS} = 12 \text{ V}$ $V_{DS} = 20 \text{ V}; -V_{GS} = 7 \text{ V}$	$I_{DSX} < I_{DSX} < I_{D$	0.1	_	-	nA nA

 $V_{DS}$  = 20 V;  $-V_{GS}$  = 5 V;  $T_{amb}$  = 150  $^{\circ}$ C  $I_{DSX}$  <

CHARACTERISTICS (continued)	$T_{amb} = 25$	o <sub>C</sub>	unless	otherwi	se spec	ified
Drain currents (note 1)		2	N4391	2N4392	2N4393	_
$V_{DS} = 20 \text{ V}; V_{GS} = 0$	I <sub>DSS</sub>	> <	50 150	- -	-	mA mA
$V_{DS} = 20 \text{ V; } V_{GS} = 0$	IDSS	> <	-	25 75	-	mA mA
$V_{DS} = 20 \text{ V; } V_{GS} = 0$	$I_{ m DSS}$	> <	-	-	5 30	mA mA
Gate-source breakdown voltage						
$-I_G = 1 \mu A; V_{DS} = 0$	-V <sub>(BR)</sub> GS	s >	40	40	40	v
Gate-source voltage						
$I_G = 1 \text{ mA}$ ; $V_{DS} = 0$	$V_{GSon}$	<	1.0	1.0	1.0	V
Gate-source cut-off voltage I <sub>D</sub> = 1 nA; V <sub>DS</sub> = 20 V	-V(P)GS	> <	4.0 10	2.0 5.0	0.5 3.0	v v
Drain-source voltage (on)						
$I_D = 12 \text{ mA}; V_{GS} = 0$	$v_{DSon}$	<	0.4	_	-	v
$I_D = 6.0 \text{ mA}; V_{GS} = 0$	$v_{\mathrm{DSon}}$	<	-	0.4	-	V
$I_D = 3.0 \text{ mA}; V_{GS} = 0$	$v_{DSon}$	<	-	_	0.4	v
Drain-source resistance (on)						
$I_D = 1 \text{ mA}$ ; $V_{GS} = 0$	$R_{DSon}$	<	30	60	100	Ω
Drain-source resistance (on) at f = 1 kHz						
$I_D = 0; V_{GS} = 0$	$R_{DSon}$	<	30	60	100	Ω
y parameters at f = 1 MHz (common source)						
Input capacitance						
$V_{DS} = 20 \text{ V}; V_{GS} = 0$	$\mathtt{C}_{\mathtt{is}}$	<	14	14	14	pF
Feedback capacitance						
$-V_{GS} = 12 \text{ V}; V_{DS} = 0$ $-V_{GS} = 7 \text{ V}; V_{DS} = 0$ $-V_{GS} = 5 \text{ V}; V_{DS} = 0$	$egin{array}{cc} C_{rs} \\ C_{rs} \\ C_{rs} \end{array}$	< <	-	3.5	3.5	pF pF pF

## Note

1. measured under pulsed conditions:  $t_p$  = 100  $\mu s;$   $\delta$  = 0.01


## CHARACTERISTICS (continued)

Tamb = 25 °C unless otherwise specified

Switching times

$V_{DD} = 10  V;  V_{GS} = 0$			2N4391	2N 4392	2N4393	
	$I_{D}$	=	12	6.0	3.0	mΑ
	-V <sub>GSoff</sub>	=	12	7	5	V
	$R_{ m L}$	=	750	1550	3150	Ω
Rise time	tr	<	5	5	5	ns
Turn on time	ton	<	15	15	15	ns
Fall time	$t_f$	<	15	20	30	ns
Turn off time	$t_{ m off}$	<	20	35	50	ns


Test circuit:



## Pulse generator:

## Oscilloscope:

$$R_i = 50 \Omega$$



## 2N4416; 2N4416A

#### **FEATURES**

- · Low noise
- Interchangeability of drain and source connections
- · High gain.

#### **DESCRIPTION**


N-channel symmetrical silicon junction FETs in a TO-72 envelope, with shield connected to the case. These devices are intended for use in VHF/UHF amplifiers, oscillators and mixers.

#### PINNING - TO-72.

PIN	DESCRIPTION
1	source
2	drain
3	gate
4	shield

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage				
	2N4416		_	30	v
	2N4416A		-	35	ν
I <sub>DSS</sub>	drain current	$V_{DS} = 15 \text{ V}; V_{GS} = 0$	5	15	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	-	250	mW
V <sub>GS(off)</sub>	gate-source cut-off voltage	V <sub>DS</sub> = 15 V; I <sub>D</sub> = 1 nA			
	2N4416		_	6	٧
	2N4416A		-2.5	-6	٧
IY <sub>fs</sub> I	common-source transfer admittance	$V_{DS} = 15 \text{ V};$ $V_{GS} = 0; f = 1 \text{ kHz}$	4.5	7.5	mS



2N4416; 2N4416A

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage				
	2N4416		-	30	V
	2N4416A		-	35	V
V <sub>GSO</sub>	gate-source voltage				
	2N4416		-	-30	V
	2N4416A		-	-35	V
V <sub>GDO</sub>	gate-drain voltage				
	2N4416		-	-30	V
	2N4416A		-	-35	V
l <sub>G</sub>	DC forward gate current		_	10	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C; note 1	-	250	mW
T <sub>stg</sub>	storage temperature		-65	+175	°C
T,	junction temperature		-	175	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th j-a</sub>	from junction to ambient; note 1	590 K/W

#### Note

1. Mounted on a printed-circuit board, maximum lead length 4 mm, mounting pad for the drain lead 10 mm<sup>2</sup>.

#### STATIC CHARACTERISTICS


 $T_i = 25$  °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>(BR)GSS</sub>	gate-source breakdown voltage	$V_{DS} = 0; I_{G} = -1 \mu A$			
	2N4416		-30	-	V
	2N4416A		-35	-	V
I <sub>GSS</sub>	reverse gate leakage current	$V_{DS} = 0; V_{GS} = -15 \text{ V}$	_	-0.1	nA
I <sub>DSS</sub>	drain current	$V_{DS} = 15 \text{ V}; V_{GS} = 0$	5	15	mA
V <sub>GSS</sub>	gate-source forward voltage	$V_{DS} = 0; I_{G} = 1 \text{ mA}$	_	1	٧
V <sub>GS(off)</sub>	gate-source cut-off voltage	$V_{DS} = 15 \text{ V}; I_{D} = 1 \text{ nA}$			
	2N4416			-6	V
	2N4416A		-2.5	-6	٧
IY <sub>fs</sub> I	common source transfer admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$	4.5	7.5	mS
IYosl	common source output admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$			
	2N4416		-	50	μS
	2N4416A		_	50	μS

#### **DYNAMIC CHARACTERISTICS**


 $T_i = 25 \, ^{\circ}C; \, V_{DS} = 15 \, V; \, V_{GS} = 0.$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C <sub>is</sub>	input capacitance	f = 1 MHz	-	_	4	pF
C <sub>os</sub>	output capacitance	f = 1 MHz	_	_	2	pF
C <sub>rs</sub>	feedback capacitance	f = 1 MHz	T-	_	0.8	pF
g <sub>is</sub>	common source input conductance	f = 100 MHz	-		100	μS
		f = 400 MHz	_	-	1	mS
g <sub>fs</sub>	common source transfer conductance	f = 100 MHz	I-	5.2	T-	mS
		f = 400 MHz	4	5	-	mS
g <sub>rs</sub>	common source feedback conductance	f = 100 MHz	-	-8	T-	μS
		f = 400 MHz	-	-100	_	μS
g <sub>os</sub>	common source output	f = 100 MHz	-	_	75	μS
	conductance	f = 400 MHz	-	_	100	μS
V <sub>n</sub>	equivalent input noise voltage	f = 100 Hz	_	5	T-	nV/√HZ



 $V_{DS} = 15 \text{ V}; T_j = 25 \text{ }^{\circ}\text{C}.$ 


Fig.2 Drain current as a function of gate-source cut-off voltage; typical values.



 $V_{DS} = 15 \text{ V}; T_i = 25 \,^{\circ}\text{C}.$ 


Fig.3 Common source transfer admittance as a function of gate-source cut-off voltage; typical values.

## 2N4416; 2N4416A




 $V_{DS} = 15 \text{ V}; T_i = 25 \,^{\circ}\text{C}.$ 

Fig.4 Common source output conductance as a function of gate-source cut-off voltage; typical values.




 $T_i = 25 \,^{\circ}C.$ 

Fig.5 Typical output characteristics.



 $V_{DS} = 15 \text{ V}; T_j = 25 \,^{\circ}\text{C}.$ 


Fig.6 Typical input characteristics.



 $V_{DS} = 15 \text{ V}; T_j = 25 \text{ }^{\circ}\text{C}.$ 

Fig.7 Typical feedback capacitance.

## 2N4416; 2N4416A



 $V_{DS} = 15 \text{ V}; T_i = 25 \text{ }^{\circ}\text{C}.$ 

Fig.8 Typical input capacitance.




Fig.9 Gate current as a function of drain-gate voltage, typical values.






Fig.10 Power derating curve.



 $V_{DS} = 15 \text{ V}; V_{GS} = 0; T_{amb} = 25 \,^{\circ}\text{C}.$ 

Fig.11 Common source input conductance; typical values.

## 2N4416; 2N4416A



$$V_{DS} = 15 \text{ V}; V_{GS} = 0; T_{amb} = 25 \text{ °C}.$$

Fig.12 Common source transfer conductance; typical values.





Fig.13 Common source feedback conductance;

## typical values.



 $V_{DS} = 15 \text{ V}; V_{GS} = 0; T_{amb} = 25 \text{ °C}.$ 

Fig.14 Common source output conductance; typical values.

## SPICE parameters for 2N4416

September 1992; version 1.0.

1	VTO = -3.553	٧		
2	BETA = 792.6	μ <b>Α</b> /V²		
3	LAMBDA = 18.46	m/V		
4	RD = 7.671	Ω		
5	RS = 7.671	Ω		
6	IS = 333.4	aA		
7	CGSO = 2.920	pF		
8	CGDO = 2.261	pF		
9	PB = 1.090	V		
10 (note 1)	FC = 500.0	m		

#### Note

1. Parameter not extracted; default value.

## **N-CHANNEL FETS**

Silicon symmetrical n-channel depletion type junction field-effect transistors in TO-18 metal envelopes with the gate connected to the case. The transistors are intended for low power, chopper or switching, applications in industrial service.

### **QUICK REFERENCE DATA**


Drain-source voltage  Total power dissipation up	2N4856 to 2N4858 2N4859 to 2N4861	± V <sub>DS</sub> ± V <sub>DS</sub>	max max max	•	40 30 360		V V mW
Drain current	o to Famb = 25 °C	P <sub>tot</sub>	illax	2N4856 2N4859	2N4857 2N4860	2N485 2N486	8
$V_{DS} = 15 \text{ V}; V_{GS} = 0$		IDSS	>	50	20	8	mΑ
Gate-source cut-off voltag I <sub>D</sub> = 0,5 nA; V <sub>DS</sub> = 15		-V <sub>(P)GS</sub>	> <	4 10	2 6	0,8 4	V V
Drain-source resistance (or ID = 0; VGS = 0	n) at f = 1 kHz	R <sub>DS on</sub>	<	25	40	60	Ω
Feedback capacitance at f V <sub>DS</sub> = 0; -V <sub>GS</sub> = 10 V		C <sub>rs</sub>	<	-	8		pF
Turn-off time $V_{DD} = 10 \text{ V}; V_{GS} = 0$							
$I_D = 20 \text{ mA}; -V_{GSM} =$			toff	_	25 50		ns
$I_D = 10 \text{ mA}; -V_{GSM} = 1_D = 5 \text{ mA}; -V_{GSM} = 1_D = 1_D$	-		t <sub>off</sub>	_	50 100		ns ns

### **MECHANICAL DATA**

Dimensions in mm

Fig. 1 TO-18

Gate connected to case



Accessories: 56246 (distance disc).

Note: Drain and source are interchangeable.

 $\pmb{RATINGS} \ Limiting \ values \ in \ accordance \ with \ the \ Absolute \ Maximum \ System \ (IEC \ 134)$ 

		2N4	856 2N485 857 2N486 858 2N486	)
Drain-source voltage	$\pm V_{DS}$	max. 4	:0 30	V
Drain-gate voltage (open source)	$v_{\mathrm{DGO}}$	max. 4	.0 30	V
Gate-source voltage (open drain)	$-v_{GSO}$	max. 4	.0 30	V
Gate current (d.c.)	$I_G$	max.	50	mA
Total power dissipation up to $T_{amb} = 25$ $^{o}C$	$P_{tot}$	max.	300	mW
Storage temperature range Junction temperature	${ m T}_{ m stg}$ ${ m T}_{ m j}$	-65 to max.	+175 175	°C
THERMAL RESISTANCE				
From junction to ambient in free air	R <sub>th j-a</sub>	=	490	K/W

## **CHARACTERISTICS**

$T_{amb} = 25$ $^{o}C$ unless otherwise specified			2N4 2N4	856 21 857 21	N4859 N4860	
Gate cut-off currents			2N4	858 21	14861	
$-V_{GS} = 20 V; V_{DS} = 0$	$-I_{GSS}$	<	0.2	25	-	nA
$-V_{GS} = 15 V; V_{DS} = 0$	$-I_{GSS}$	<			0.25	nA
$-V_{GS} = 20 \text{ V}; V_{DS} = 0; T_{amb} = 150  {}^{o}\text{C}$	$-I_{GSS}$	<	0.	.5	-	μΑ
$-V_{GS} = 15 \text{ V}; V_{DS} = 0; T_{amb} = 150 {}^{o}\text{C}$	$-I_{GSS}$	<			0.5	μΑ
Drain cut-off current						
$V_{DS} = 15  V; -V_{GS} = 10  V$	$I_{DSX}$	<	0.2	25	0.25	nA
$V_{DS} = 15 \text{ V}; -V_{GS} = 10 \text{ V}; T_{amb} = 150 {}^{o}\text{C}$	I <sub>DSX</sub>	<	0.	.5	0.5	μΑ
Drain current $^{1}$ )			2N4856 2N4859			
$V_{DS} = 15 \text{ V}; V_{GS} = 0$	$I_{DSS}$	>	50	20	1	mA
V <sub>DS</sub> = 15 V; V <sub>GS</sub> = 0	$I_{DSS}$	<	-	100	80	mA
					N4859 N4860	
Gate-source breakdown voltage					N4861	
$-I_G = 1 \mu A; V_{DS} = 0$	−V(BR)G	SS	40	o	30	V
			2N4856		· ·	
Gate-source cut-off voltage			2N4859			
$I_D = 0.5 \text{ nA}; V_{DS} = 15 \text{ V}$	-V(P)GS	> <	4 10	6		3 V 4 V
Drain-source voltage (on)						·
$I_D = 20 \text{ mA}; V_{GS} = 0$	V <sub>DSon</sub>	<	0.75	-	-	V
$I_D = 10 \text{ mA}; V_{GS} = 0$	$v_{\mathrm{DSon}}$			0.50	-	V
$I_D = 5 \text{ mA}; V_{GS} = 0$	V <sub>DSon</sub>			-	0.50	) V
5	Dbon					
Drain-source resistance (on) at f=1 kHz						
$I_D = 0; V_{GS} = 0$	R <sub>DS on</sub>	<	25	1 40	1 60	) Ω

<sup>1)</sup> measured under pulsed conditions:  $t_p$  = 100 ms;  $\delta \leq$  0.1

## y-parameters (common source)

 $V_{DS} = 0$ ;  $-V_{GS} = 10 V$ ; f = 1 MHz

Input capacitance

Feedback capacitance

## Switching times (see Figs 2 and 3)

$$V_{DD} = 10 \text{ V}; V_{GS} = 0$$

Drain current

Gate-source voltage (peak value)

Delay time

Rise time

Turn-off time

Cis	<	18	pF
C <sub>rs</sub>	<	8	pF

		2N4856 2N4859	2N4857 2N4860	2N4858 2N4861	
$I_{D}$	=	20	10	5	mΑ
$-V_{GSM}$	=	10	6	4	V
t <sub>d</sub>	<	6	6	10	ns
t <sub>r</sub>	<	3	4	10	ns
t <sub>off</sub>	<	25	50	100	ns




Fig. 2 Switching times test circuit.

		2N4856 2N4859	2N4857 2N4860	2N4858 2N4861
R	=	464	953	1910 Ω

## Pulse generator:

 $t_r \leq 1 \text{ ns}$ 

 $t_f \leq 1 \text{ ns}$ 

 $\delta = 0.02$ 

 $Z_0 = 50 \Omega$ 




Fig. 3 Input and output waveforms.

## Oscilloscope:

 $t_r \leq 0.75 \text{ ns}$ 

 $R_i \ge 1 M\Omega$ 

 $C_i \leq 2.5 pF$ 

## P-channel junction FET

## 2N5116

#### **FEATURES**


- P-channel complement of 2N4393
- Short sample and hold aperture time

### **DESCRIPTION**

P-channel junction FET in a TO-18 metal envelope. Intended for applications as an analog switch on commutators and choppers and as an integrator reset switch.

## **PINNING - TO-18**

PIN	DESCRIPTION
1	source
2	gate
3	drain



## P-channel J-FET

2N5116


#### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>GD</sub>	gate-drain voltage			30	٧
V <sub>GS</sub>	gate-source voltage		-	30	٧
-l <sub>G</sub>	gate current		-	50	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 25 °C	-	500	mW
T <sub>stg</sub>	storage temperature range		-65	200	°C
Tj	junction temperature		-	200	°C

## THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient	350	K/W



## P-channel J-FET 2N5116

## **CHARACTERISTICS**

T<sub>amb</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>(BR)GSS</sub>	gate-source breakdown voltage	V <sub>DS</sub> = 0 I <sub>G</sub> = 1 μA	30	-	V
lgss	gate-source leakage current	V <sub>GS</sub> = 20 V V <sub>DS</sub> = 0	-	0.5	nA
lgss	gate-source leakage current	V <sub>GS</sub> = 20 V V <sub>DS</sub> = 0 T <sub>amb</sub> = 150 °C	-	1	μА
-l <sub>DSX</sub>	drain cut-off current	V <sub>GS</sub> = 5 V -V <sub>DS</sub> = 15 V	-	0.5	nA
-I <sub>DSX</sub>	drain cut-off current	V <sub>GS</sub> = 5 V -V <sub>DS</sub> = 15 V T <sub>amb</sub> = 150 °C	-	1	μА
-I <sub>DSS</sub>	drain current	V <sub>GS</sub> = 0 -V <sub>DS</sub> = 15 V	5	25	mA
-V <sub>GS</sub>	gate-source voltage	$-I_G = 1 \text{ mA}$ $V_{DS} = 0$	-	1	V
V <sub>P(GS)</sub>	gate-source cut-off voltage	-V <sub>DS</sub> = 15 V -I <sub>D</sub> = 1 nA	1	4	V
–V <sub>(DS)on</sub>	drain-source on voltage	$V_{GS} = 0$ $-I_D = 3 \text{ mA}$	-	0.6	V
R <sub>DS(on)</sub>	drain-source on resistance	$V_{GS} = 0$ $-I_D = 1 \text{ mA}$	-	150	Ω
rds(on)	drain-source on resistance	$V_{GS} = 0$ $I_D = 0$ $f = 1 \text{ kHz}$	-	150	Ω
C <sub>iss</sub>	input capacitance	$-V_{DS} = 15 V$ $V_{GS} = 0$ f = 1 MHz	-	27	pF
C <sub>rss</sub>	feedback capacitance	V <sub>DS</sub> = 0 V <sub>GS</sub> = 5 V f = 1 MHz	-	7	pF
Switching time	s				
t <sub>d</sub>	delay time	$\begin{aligned} -V_{batD} &= 6 \text{ V} \\ V_{batG} &= 8 \text{ V} \\ R_L &= 2 \text{ k} \Omega \\ R_G &= 390  \Omega \\ -I_D &= 3 \text{ mA} \end{aligned}$	-	25	ns
t <sub>r</sub>	rise time	$\begin{aligned} -V_{batD} &= 6 \text{ V} \\ V_{batG} &= 8 \text{ V} \\ R_L &= 2  k\Omega \\ R_G &= 390  \Omega \\ -I_D &= 3 \text{ mA} \end{aligned}$	-	35	ns
t <sub>d(off)</sub>	delay time	$ \begin{array}{l} -V_{batD}=6~V\\ V_{batG}=8~V\\ R_L=2~k\Omega\\ R_G=390~\Omega\\ -I_D=3~mA \end{array} $	-	20	ns
t <sub>f</sub>	fall time	$ \begin{array}{l} -V_{batD}=6~V\\ V_{batG}=8~V\\ R_{L}=2~k\Omega\\ R_{G}=390~\Omega\\ -I_{D}=3~mA \end{array} $	-	60	ns

## P-channel junction FETs


## 2N5460; 2N5461; 2N5462

### **DESCRIPTION**

P-channel silicon junction FET in a TO-92 plastic envelope. Intended for use as an analog switch and an amplifier.

### **PINNING - TO-92**

PIN	DESCRIPTION
1	gate
2	drain
3	source



## P-channel J-FETs

## 2N5460/5461/5462


### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_{DS}$	drain-source voltage		-	40	٧
$V_{GS}$	gate-source voltage		-	40	V
-l <sub>G</sub>	gate current		-	10	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> ≤ 40 °C	-	310	mW
T <sub>stg</sub>	storage temperature range		-65	150	°C
Tj	junction temperature		-	150	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient	355	K/W



## **P-channel J-FETs**

## 2N5460/5461/5462

### **CHARACTERISTICS**

T<sub>amb</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITI	IONS	MIN.	MAX.	UNIT
I <sub>GSS</sub>	gate-source leakage current	V <sub>GS</sub> = 20 V V <sub>DS</sub> = 0		-	5	nA
		$V_{GS} = 20 \text{ V}$ $V_{DS} = 0$ $T_{amb} = 100 \text{ °C}$		-	1	μΑ
-I <sub>DSS</sub>	drain-source leakage current	$-V_{DS} = 15 \text{ V}$ $V_{GS} = 0$	2N5460 2N5461 2N5462	1 2 4	5 9 16	mA mA mA
V <sub>GS</sub>	gate-source voltage	$-I_D = 0.1 \text{ mA}$ $-V_{DS} = 15 \text{ V}$	2N5460	0.5	4	V
V <sub>GS</sub>	gate-source voltage	-I <sub>D</sub> = 0.2 mA -V <sub>DS</sub> = 15 V	2N5461	0.8	4.5	V
V <sub>GS</sub>	gate-source voltage	-l <sub>D</sub> = 0.4 mA -V <sub>DS</sub> = 15 V	2N5462	1.5	6	V
V <sub>P(GS)</sub>	gate-source cut-off voltage	$-I_D = 1 \mu A$ $-V_{DS} = 15 V$	2N5460 2N5461 2N5462	0.75 1 1.8	6 7.5 9	V V V
y <sub>fs</sub>	transfer admittance	$-V_{DS} = 15 V$ $V_{GS} = 0$ f = 1 kHz	2N5460 2N5461 2N5462	1 1.5 2	4 5 6	mS mS mS
y <sub>os</sub>	output admittance	$-V_{DS} = 15 V$ $V_{GS} = 0$ f = 1 kHz		-	75	μS
C <sub>iss</sub>	input capacitance	-V <sub>DS</sub> = 15 V V <sub>GS</sub> = 0 f = 1 MHz		-	7	pF
C <sub>rss</sub>	feedback capacitance	$-V_{DS} = 15 V$ $V_{GS} = 0$ f = 1 MHz		-	2	pF
NF	noise figure	-V <sub>DS</sub> = 15 V V <sub>GS</sub> = 0 f = 100 Hz B = 1 Hz		-	2.5	dB

## 2N5484; 2N5485; 2N5486

#### **FEATURES**

- Low noise
- Interchangeability of drain and source connections
- High gain.

#### DESCRIPTION


N-channel, symmetrical, silicon junction FETs in a SOT54 (TO-92) envelope, intended for use in VHF/UHF amplifiers, oscillators and mixers.

## PINNING - SOT54 (TO-92)

PIN DESCRIPTION	
1	gate
2	source
3	drain

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	25	٧
I <sub>DSS</sub>	drain current	$V_{DS} = 15 \text{ V}; V_{GS} = 0$			
	2N5484	·	1	5	mA
	2N5485		4	10	mA
	2N5486		8	20	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C	-	400	mW
V <sub>GS(off)</sub>	gate-source cut-off voltage	$V_{DS} = 15 \text{ V}; I_{D} = 1 \text{ nA}$			
	2N5484		-0.3	-3	V
	2N5485		-0.5	-4	V
	2N5486		-2	-6	V
IY <sub>ts</sub> I	common source transfer admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0;$ f = 1 kHz			
	2N5484		3	6	mS
	2N5485		3.5	7	mS
	2N5486		4	8	mS



2N5484; 2N5485; 2N5486

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	25	V
V <sub>GSO</sub>	gate-source voltage		-	-25	V
$V_{GDO}$	gate-drain voltage		_	-25	V
l <sub>G</sub>	DC forward gate current		_	10	mA
P <sub>tot</sub>	total power dissipation	up to T <sub>amb</sub> = 25 °C (note 1)	-	400	mW
T <sub>stg</sub>	storage temperature		-65	+150	°C
T <sub>j</sub>	junction temperature		-	150	°C

### THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R <sub>th J-a</sub>	from junction to ambient (note 1)	350 K/W

#### Note

1. Device mounted on a printed circuit board; maximum lead length 3 mm; mounting pad for drain lead minimum 10 mm x 10 mm.

### STATIC CHARACTERISTICS

T<sub>i</sub> = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>(BR)GSS</sub>	gate-source breakdown voltage	$V_{DS} = 0$ ; $I_{G} = -1 \mu A$	-25	-	٧
I <sub>DSS</sub>	drain current	$V_{DS} = 15 \text{ V}; V_{GS} = 0$			
	2N5484		1	5	mA
	2N5485		4	10	mA
	2N5486		8	20	mA
I <sub>GSS</sub>	reverse gate leakage current	$V_{DS} = 0$ ; $V_{GS} = -15 \text{ V}$	-	-1	nA
$V_{GSS}$	gate-source forward voltage	$V_{DS} = 0$ ; $I_{G} = 1 \text{ mA}$	-	1	٧
V <sub>GS(off)</sub>	gate-source cut-off voltage	$V_{DS} = 15 \text{ V}; I_{D} = 1 \text{ nA}$			
	2N5484		-0.3	-3	V
	2N5485		-0.5	-4	V
	2N5486		-2	-6	v
IY <sub>fs</sub> I	common source transfer admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$			
	2N5484		3	6	mS
	2N5485		3.5	7	mS
	2N5486		4	8	mS
IYosl	common source output admittance	$V_{DS} = 15 \text{ V}; V_{GS} = 0$			
	2N5484		_	50	μS
	2N5485		_	60	μS
A. T. S.	2N5486		<u> </u>	75	μS


### N-channel field-effect transistors

## 2N5484; 2N5485; 2N5486

#### **DYNAMIC CHARACTERISTICS**


 $T_i = 25 \, ^{\circ}\text{C}; \, V_{DS} = 15 \, \text{V}; \, V_{GS} = 0$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
C <sub>is</sub>	input capacitance	f = 1 MHz	-	-	5	pF
Cos	output capacitance	f = 1 MHz	-	Ī-	2	pF
C <sub>rs</sub>	feedback capacitance	f = 1 MHz	_	-	1	pF
g <sub>is</sub>	common source input conductance					
	2N5484	f = 100 MHz	100	-	-	μS
	2N5485; 2N5486	f = 400 MHz	_	-	1	mS
g <sub>fs</sub>	common source transfer conductance					
	2N5484	f = 100 MHz	2.5	_	-	mS
	2N5485	f = 400 MHz	3	-	1	mS
	2N5486	f = 400 MHz	3.5	_ '	1	mS
g <sub>os</sub>	common source output conductance					
	2N5484	f = 100 MHz	-	_	75	μS
	2N5485; 2N5486	f = 400 MHz	-	-	100	μS
V <sub>n</sub>	equivalent input noise voltage	f = 100 Hz	-	5	_	nV/√Hz



 $V_{DS} = 15 \text{ V}$ ;  $T_j = 25 \,^{\circ}\text{C}$ ; typical values.

Fig.2 Drain current as a function of gate-source cut-off voltage.




 $V_{DS} = 15 \text{ V}$ ;  $T_j = 25 \text{ °C}$ ; typical values.

Fig.3 Common source transfer admittance as a function of gate-source cut-off voltage.

Philips Semiconductors Product specification


### N-channel field-effect transistors

2N5484; 2N5485; 2N5486



 $V_{DS} = 15 \text{ V}$ ;  $T_j = 25 \,^{\circ}\text{C}$ ; typical values.


Fig.4 Common source output conductance as a function of gate-source cut-off voltage.



2N5484

T<sub>i</sub> = 25 °C.


Fig.5 Typical output characteristics.



2N5485

 $T_i = 25$  °C.

Fig.6 Typical output characteristics.




2N5486

 $T_i = 25$  °C.

Fig.7 Typical output characteristics.

### N-channel field-effect transistors

## 2N5484; 2N5485; 2N5486



 $V_{DS} = 15 \text{ V}; T_j = 25 \text{ }^{\circ}\text{C}.$ 

Fig.8 Typical input characteristics.




Fig.9 Gate current as a function of drain-gate voltage, typical values.





Fig.10 Power derating curve.




 $V_{DS} = 15 \text{ V}; T_{j} = 25 \,^{\circ}\text{C}.$ 

Fig.11 Typical feedback capacitance.

Philips Semiconductors Product specification


### N-channel field-effect transistors

## 2N5484; 2N5485; 2N5486




 $V_{DS} = 15 \text{ V; } T_i = 25 \text{ °C.}$ 

Fig.12 Typical input capacitance.




 $V_{DS}$  = 15 V;  $V_{GS}$  = 0;  $T_{amb}$  = 25 °C; typical values.

Fig.13 Common source input conductance.



 $V_{DS}$  = 15 V;  $V_{GS}$  = 0;  $T_{amb}$  = 25 °C; typical values.

Fig.14 Common source transfer conductance.



 $V_{DS}$  = 15 V;  $V_{GS}$  = 0;  $T_{amb}$  = 25 °C; typical values.

Fig.15 Common source feedback conductance.

Philips Semiconductors

## N-channel field-effect transistors

2N5484; 2N5485; 2N5486




Fig.16 Common source output conductance.

### **Philips Semiconductors**

Data sheet			
status	Product specification		
date of issue April 1995			

## 2N7000 N-channel enhancement mode vertical D-MOS transistor

#### **FEATURES**

- Low R<sub>DS(on)</sub>
- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- · No secondary breakdown.

#### **DESCRIPTION**

N-channel enhancement mode vertical D-MOS transistor in a TO-92 variant envelope, intended for use in relay, high-speed and line transformer drivers.


#### PINNING - TO-92 variant

PIN	DESCRIPTION
1	drain
2	gate
3	source

#### QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		60	٧
ID	drain current	DC value	280	mA
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 500 mA V <sub>GS</sub> = 10 V	5	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	3	>

#### PIN CONFIGURATION



2N7000

### **LIMITING VALUES**

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		_	60	٧
$V_{DG}$	drain-gate voltage		-	60	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	-	40	٧
I <sub>D</sub>	drain current	DC value	-	280	mA
I <sub>DM</sub>	drain current	peak value	_	1.3	Α
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = 25 °C	_	830	mW
T <sub>stg</sub>	storage temperature range		-55	150	°C
T <sub>j</sub>	junction temperature		_	150	°C

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient	150	K/W


2N7000


### **CHARACTERISTICS**


 $T_i = 25$  °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A$ $V_{GS} = 0$	60	90	-	٧
I <sub>DSS</sub>	drain-source leakage current	V <sub>DS</sub> = 48 V V <sub>GS</sub> = 0	-	-	1	μА
±I <sub>GSS</sub>	gate-source leakage current	$\pm V_{GS} = 15 \text{ V}$ $V_{DS} = 0$	-	-	10	nA
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	0.8	-	3	٧
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 500 mA V <sub>GS</sub> = 10 V	-	3.5	5	Ω
		$I_D = 75 \text{ mA}$ $V_{GS} = 4.5 \text{ V}$	-	-	5.3	Ω
IY <sub>fs</sub> I	transfer admittance	I <sub>D</sub> = 200 mA V <sub>DS</sub> = 10 V	100	200	_	mS
$C_{iss}$	input capacitance	$V_{DS} = 10 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	_	25	40	pF
C <sub>oss</sub>	output capacitance	$V_{DS} = 10 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	-	22	30	pF
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 10 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	-	6	10	pF
Switching ti	mes (see Figs 2 and 3)			· · · · · · · · · · · · · · · · · · ·		
t <sub>on</sub>	turn-on time	$I_D = 200 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	_	4	10	ns
t <sub>off</sub>	turn-off time	$I_D = 200 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	4	10	ns

2N7000












Philips Semiconductors Product specification

## N-channel enhancement mode vertical D-MOS transistor


2N7000







2N7000



(1) 
$$I_D = 500 \text{ mA}$$
;  $V_{GS} = 10 \text{ V}$ .

(2) 
$$I_D = 75 \text{ mA}$$
;  $V_{GS} = 4.5 \text{ V}$ .

Fig.9 Temperature coefficient of drain-source on-resistance;  $k = \frac{R_{DS(om)} at T_j}{R_{DS(om)} at 25 \, ^{\circ}C}$ ; typical  $R_{DS(on)}$ .




Fig.10 Temperature coefficient of gate-source threshold voltage;  $k = \frac{V_{GStth}}{V_{GS(th)}} \frac{at}{25} \frac{T_j}{C}$ ; typical  $V_{GS(th)}$  at 1 mA.

#### **Philips Semiconductors**

Data sheet				
Product specification				
date of issue April 1995				

# 2N7002 N-channel vertical D-MOS transistor

#### **FEATURES**

- Direct interface to C-MOS, TTL, etc.
- · High-speed switching
- No secondary breakdown.

#### **DESCRIPTION**

N-channel enhancement mode vertical D-MOS transistor in a SOT23 envelope. It is designed for use as a Surface Mounted Device (SMD) in thin and thick-film circuits, with applications in relay, high-speed and line transformer drivers.


#### **PINNING - SOT23**

PIN	DESCRIPTION
1	gate
2	source
3	drain

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		60	٧
I <sub>D</sub>	drain current	DC value	180	mA
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 500 mA V <sub>GS</sub> = 10 V	5	Ω
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	3	<b>&gt;</b>

#### PIN CONFIGURATION



Philips Semiconductors Product specification

## N-channel vertical D-MOS transistor

2N7002

#### LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>DS</sub>	drain-source voltage		-	60	٧
±V <sub>GSO</sub>	gate-source voltage	open drain	-	40	V
l <sub>D</sub>	drain current	DC value	-	180	mA
I <sub>DM</sub>	drain current	peak value	-	800	mA
P <sub>tot</sub>	total power dissipation	T <sub>amb</sub> = 25 °C (note 1) (note 2)	-	300 250	mW mW
T <sub>stg</sub>	storage temperature range		-65	150	°C
T <sub>j</sub>	junction temperature		-	150	°C

#### Notes

- 1. Mounted on a ceramic substrate measuring 10 x 8 x 0.7 mm.
- 2. Mounted on a printed circuit board.

#### THERMAL RESISTANCE

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th j-a</sub>	from junction to ambient	note 1	430	K/W
		note 2	500	K/W

#### **Notes**

- 1. Mounted on a ceramic substrate measuring 10 x 8 x 0.7 mm.
- 2. Mounted on a printed circuit board.

# N-channel vertical D-MOS transistor

2N7002


#### **CHARACTERISTICS**


 $T_i = 25$  °C unless otherwise specified.


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	$I_D = 10 \mu A$ $V_{GS} = 0$	60	90	-	٧
I <sub>DSS</sub>	drain-source leakage current	V <sub>DS</sub> = 48 V V <sub>GS</sub> = 0	-	-	1	μА
±I <sub>GSS</sub>	gate-source leakage current	$V_{DS} = 0$ $\pm V_{GS} = 15 \text{ V}$	-	-	10	nA
V <sub>GS(th)</sub>	gate-source threshold voltage	$I_D = 1 \text{ mA}$ $V_{GS} = V_{DS}$	0.8	-	3	٧
R <sub>DS(on)</sub>	drain-source on-resistance	I <sub>D</sub> = 500 mA V <sub>GS</sub> = 10 V	-	3.5	5	Ω
		$I_D = 75 \text{ mA}$ $V_{GS} = 4.5 \text{ V}$	-	-	5.3	Ω
Y <sub>fs</sub>	transfer admittance	$I_D = 200 \text{ mA}$ $V_{DS} = 10 \text{ V}$	100	200	_	mS
$C_{iss}$	input capacitance	$V_{DS} = 10 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	-	25	40	pF
C <sub>oss</sub>	output capacitance	$V_{DS} = 10 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	-	22	30	pF
C <sub>rss</sub>	feedback capacitance	$V_{DS} = 10 \text{ V}$ $V_{GS} = 0$ $f = 1 \text{ MHz}$	-	6	10	pF
Switching ti	mes (see Figs 2 and 3)					
t <sub>on</sub>	turn-on time	$I_D = 200 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	-	10	ns
t <sub>off</sub>	turn-off time	$I_D = 200 \text{ mA}$ $V_{DD} = 50 \text{ V}$ $V_{GS} = 0 \text{ to } 10 \text{ V}$	-	-	15	ns


## N-channel vertical D-MOS transistor

2N7002









Philips Semiconductors Product specification

## N-channel vertical D-MOS transistor

2N7002





Fig.6 Typical transfer characteristic;  $V_{DS} = 10 \text{ V}$ ;  $T_i = 25 \, ^{\circ}C$ .



drain current;  $T_i = 25$  °C.





Fig.8 Typical capacitances as a function of drain-source voltage;  $V_{GS} = 0$ ; f = 1 MHz;  $T_j = 25$  °C.

**April 1995** 842

## N-channel vertical D-MOS transistor

2N7002



(1)  $I_D = 500 \text{ mA}$ ;  $V_{GS} = 10 \text{ V}$ .

(2)  $I_D = 75 \text{ mA}$ ;  $V_{GS} = 4.5 \text{ V}$ .

Fig.9 Temperature coefficient of drain-source on-resistance;  $k = \frac{R_{D \otimes om} \text{ at } T_j}{R_{D \otimes om} \text{ at } 25 \text{ °}C}$ ; typical  $R_{D \otimes (on)}$ .





Fig.10 Temperature coefficient of gate-source threshold voltage;  $k = \frac{V_{GS(th)} \ at \ T_j}{V_{GS(th)} \ at \ 25 \ ^{\circ}C}$ ; typical  $V_{GS(th)}$  at 1 mA.

## **ACCESSORIES**

### **Accessories**

#### **MECHANICAL DATA**




0.65 1.5 7.9 MSA560

Dimensions in mm.

Maximum permissible temperature: 100 °C.


Fig.1 Distance disc 56245 for TO-5 or TO-39; insulating material.



Dimensions in mm.

Maximum permissible temperature: 100 °C.

Fig.2 Distance disc 56246 for TO-18 or TO-72; insulating material.




Dimensions in mm.


Available under type number 56396 or 12NC code number 9390 298 10xx0, upon request.


Fig.3 Round head screw 6-32 UNC-2A.


847


## **PACKAGE OUTLINES**



































Dimensions in mm.

(1) Terminal dimensions within this zone are uncontrolled.

Fig.13 TO-126 (SOT32).

## **DATA HANDBOOK SYSTEM**

## Data handbook system

#### **DATA HANDBOOK SYSTEM**

Philips Semiconductors data handbooks contain all pertinent data available at the time of publication and each is revised and reissued regularly.

Loose data sheets are sent to subscribers to keep them up-to-date on additions or alterations made during the lifetime of a data handbook.

Catalogues are available for selected product ranges (some catalogues are also on floppy discs).

Our data handbook titles are listed here.

#### Integrated circuits

9	ou o ou
Book	Title
IC01	Semiconductors for Radio and Audio Systems
IC02	Semiconductors for Television and Video Systems
IC03	Semiconductors for Telecom Systems
IC04	CMOS HE4000B Logic Family
IC06	High-speed CMOS Logic Family
IC11	General-purpose/Linear ICs
IC12	I <sup>2</sup> C Peripherals
IC13	Programmable Logic Devices (PLD)
IC14	8048-based 8-bit Microcontrollers
IC15	FAST TTL Logic Series
IC16	CMOS Integrated Circuits for Clocks and Watches
IC17	RF/Wireless Communications
IC18	Semiconductors for In-car Electronics
IC19	ICs for Data Communications
IC20	80C51-based 8-bit Microcontrollers
IC22	Desktop Video
IC23	QUBIC Advanced BiCMOS Interface Logic ABT MULTIBYTE™
IC24	Low Voltage CMOS & BiCMOS Logic

#### Discrete semiconductors Title

Book

SC01	Diodes
SC02	Power Diodes
SC03	Thyristors and Triacs
SC04	Small-signal Transistors
SC06	High-voltage and Switching
	NPN Power Transistors
SC07	Small-signal Field-effect Transistors
SC08a	RF Power Bipolar Transistors
SC08b	RF Power MOS Transistors
SC09	RF Power Modules
SC10	Surface Mounted Semiconductors
SC13	PowerMOS Transistors
	including TOPFETs and IGBTs
SC14	RF Wideband Transistors,
	Video Transistors and Modules
SC15	Microwave Transistors
SC16	Wideband Hybrid IC Modules
SC17	Semiconductor Sensors

#### **Professional components**

PC01 High-power Klystrons and Accessories PC06 Circulators and Isolators

#### MORE INFORMATION FROM PHILIPS SEMICONDUCTORS?

For more information about Philips Semiconductors data handbooks, catalogues and subscriptions contact your nearest Philips Semiconductors national organization, select from the address list on the back cover of this handbook. Product specialists are at your service and enquiries are answered promptly.

## Data handbook system

#### OVERVIEW OF PHILIPS COMPONENTS **DATA HANDBOOKS**

Our sister product division, Philips Components, also has a comprehensive data handbook system to support their products. Their data handbook titles are listed here.

#### Display components

Book Title

**DC01** Colour TV Picture Tubes and Assemblies

Colour Monitor Tubes

DC02 Monochrome Monitor Tubes and Deflection Units

DC03 Television Tuners, Coaxial Aerial Input

Assemblies

Flyback Transformers, Mains Transformers and DC05

General-purpose FXC Assemblies

#### **Magnetic products**

MA01 Soft Ferrites

MA03 Piezoelectric Ceramics

Specialty Ferrites

MA04 **Dry-reed Switches** 

#### Passive components

PA01 **Electrolytic Capacitors** 

**PA02** Varistors, Thermistors and Sensors

**PA03 Potentiometers** 

PA04 Variable Capacitors

PA05 Film Capacitors

PA06 Ceramic Capacitors

**PA07** Quartz Crystals for Special and Industrial

Applications

**PA08 Fixed Resistors** 

**PA10** Quartz Crystals for Automotive and Standard

Applications

PA11 **Quartz Oscillators** 

#### Professional components

PC04 **Photo Multipliers** 

PC05 Plumbicon Camera Tubes and Accessories

PC07 Vidicon and Newvicon Camera Tubes and

**Deflection Units** 

PC08 Image Intensifiers PC12 **Electron Multipliers** 

#### MORE INFORMATION FROM PHILIPS COMPONENTS?

For more information contact your nearest Philips Components national organization shown in the following list.

Argentina: BUENOS AIRES, Tel. (541)786 7635, Fax. (541)786 9367.

Australia: NORTH RYDE, Tel. (02)805 4455, Fax. (02)805 4466. Austria: WIEN, Tel. (01)60101 1820, Fax. (01)601 01 12 12.

Belgium: NL EINDHOVEN, Tel. 00 31 40 783749, Fax. 00 31 40 788399.

Brazil: SÃO PAULO, Tel. (011)821 2333, Fax. (011)829 1849.

Canada: SCARBOROUGH, Tel. (0416)292 5161, Fax. (0416)754 6248.

Chile: SANTIAGO, Tel. (02)77 38 16, Fax. (02)735 3594.

China (Peoples Republic of): SHANGHAI, Tel. (21)326 4141, Fax. (21)320 2160. Colombia: BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549.

Denmark: COPENHAGEN, Tel. (032)883 333, Fax. (031)571 949.

Finland: ESPOO, Tel. (9)0-615 800, Fax. (9)0-615 80920.

France: SURESNES, Tel. (01)4099 6161, Fax. (01)4099 6431.

Germany: HAMBURG, Tel. (040)3296-0, Fax. (040)3296 213.

Greece: TAVROS, Tel. (01)489 4339/(01)489 4911, Fax. (01)481 5180.

Hong Kong: KWAI CHUNG, Tel. (852)24 24 51 21, Fax. (852)24 28 67 29.

India: BOMBAY, Tel. (022)4938 541, Fax. (022)4938 722.

Indonesia: JAKARTA, Tel. (021)5201122, Fax. (021)5205189. Ireland: DUBLIN, Tel. (01)76 40 203, Fax. (01)76 40 210.

Israel: Tel Aviv Tel. (03)6450333, Fax. (03)493272.

Italy: MILANO, Tel. (02)6752 2531, Fax. (02)6752 2557.

Japan: TOKIO, Tel. (03)3740 5143, Fax. (03)3740 5035.

Korea (Republic of): SEOUL, Tel. (02)709-1412, Fax. (02)709-1479.

Malaysia: KUALA LUMPUR, Tel. (03)757 5511, Fax. (03)757 4880.

Mexico: EL PASO, Tel. (915)772 4020, Fax. (915)772 4332.

Netherlands: EINDHOVEN, Tel. (040)783749, Fax, (040)788399.

New Zealand: AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811.

Norway: OSLO, Tel. (22)74 8000, Fax. (22)74 8341.

Pakistan: KARACHI, Tel. (021)587 4641-49, Fax. (021)577035/5874546.

Philippines: MANILA, Tel. (02)810-0161, Fax. (02)817-3474.

Portugal: LINDA-A-VELHA, Tel. (01)4163160/4163333,

Fax. (01)4163174/4163366.

Singapore: SINGAPORE, Tel. (65)350 2000, Fax. (65)355 1758.

South Africa: JOHANNESBURG, Tel. (011)470-5911, Fax. (011)470-5494.

Spain: BARCELONA, Tel. (03)301 6312, Fax. (03)301 4243.

Sweden: STOCKHOLM, Tel. (08)632 2000, Fax. (08)632 2745.

Switzerland: ZÜRICH, Tel. (01)488 2211, Fax. (01)481 77 30.

Taiwan: TAIPEI, Tel. (02)388 7666, Fax. (02)382 4382.

Thailand: BANGKOK, Tel. (66)2 745 4090, Fax. (66)2 398 0793.

Turkey: ISTANBUL, Tel. (0212)279 2770, Fax. (0212)282 67 07.

United Kingdom: DORKING, Surrey, Tel. (01306)512000, Fax. (01306)512345.

United States: RIVIERA BEACH, Tel.(407)881-3200, Fax. (407)881 3300.

Uruguay: MONTEVIDEO, Tel. (02)704 044, Fax. (02)920 601.

Internet: http://www.semiconductors.philips.com/ps/

For all other countries apply to:

Philips Components, Marketing Communications,

P.O. Box 218,

5600 MD EINDHOVEN, The Netherlands Telex 35000 phtcnl, Fax. +31-40-724547.

## **NOTES**

## Philips Semiconductors – a worldwide company

**Argentina:** IEROD, Av. Juramento 1992 - 14.b, (1428) BUENOS AIRES, Tel. (541)786 7633, Fax. (541)786 9367

**Australia:** 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. (02)805 4455, Fax. (02)805 4466

**Austria:** Triester Str. 64, A-1101 WIEN, P.O. Box 213, Tel. (01)60 101-1236, Fax. (01)60 101-1211

**Belgium:** Postbus 90050, 5600 PB EINDHOVEN, The Netherlands, Tel. (31)40 783 749, Fax. (31)40 788 399

Brazil: Rua do Rocio 220 - 5<sup>th</sup> floor, Suite 51, CEP: 04552-903-SÃO PAULO-SP, Brazil. P.O. Box 7383 (01064-970), Tel. (011)821-2333, Fax. (011)829-1849

Canada: PHILIPS SEMICONDUCTORS/COMPONENTS:

Tel. (800) 234-7381, Fax. (708) 296-8556 **Chile:** Av. Santa Maria 0760, SANTIAGO, Tel. (02)773 816, Fax. (02)777 6730

Colombia: IPRELENSO LTDA, Carrera 21 No. 56-17, 77621 BOGOTA, Tel. (571)249 7624/(571)217 4609, Fax. (571)217 4549

**Denmark:** Prags Boulevard 80, PB 1919, DK-2300 COPENHAGEN S, Tel. (032)88 2636, Fax. (031)57 1949

Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. (358)0-615 800, Fax. (358)0-61580 920 France: 4 Rue du Port-aux-Vins, BP317,

92156 SURESNES Cedex, Tel. (01)4099 6161, Fax. (01)4099 6427 **Germany:** P.O. Box 10 63 23, 20043 HAMBURG,

Tel. (040)3296-0, Fax. (040)3296 213. **Greece:** No. 15, 25th March Street, GR 17778 TAVROS, Tel. (01)4894 339/4894 911, Fax. (01)4814 240

Hong Kong: PHILIPS HONG KONG Ltd., 15/F Philips Ind. Bldg., 24-28 Kung Yip St., KWAI CHUNG, N.T., Tel. (852)424 5121, Fax. (852)480 6960/480 6009

India: Philips INDIA Ltd, Shivsagar Estate, A Block, Dr. Annie Besant Rd. Worli, Bombay 400 018 Tel. (022)4938 541, Fax. (022)4938 722

Indonesia: Philips House, Jalan H.R. Rasuna Said Kav. 3-4, P.O. Box 4252, JAKARTA 12950, Tel. (021)5201 122, Fax. (021)5205 189

Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. (01)7640 000, Fax. (01)7640 200

Italy: PHILIPS SEMICONDUCTORS S.r.l., Piazza IV Novembre 3, 20124 MILANO, Tel. (0039)2 6752 2531, Fax. (0039)2 6752 2557

Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108, Tel. (03)3740 5130, Fax. (03)3740 5077

Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. (02)709-1412, Fax. (02)709-1415

Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. (03)750 5214, Fax. (03)757 4880

**Mexico:** 5900 Gateway East, Suite 200, EL PASO, TX 79905, Tel. 9-5(800)234-7381, Fax. (708)296-8556

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB Tel. (040)783749, Fax. (040)788399

New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. (09)849-4160, Fax. (09)849-7811

Norway: Box 1, Manglerud 0612, OSLO, Tel. (022)74 8000, Fax. (022)74 8341 Pakistan: Philips Electrical Industries of Pakistan Ltd., Exchange Bldg. ST-2/A, Block 9, KDA Scheme 5, Clifton, KARACHI 75600, Tel. (021)587 4641-49, Fax. (021)577035/5874546

Philippines: PHILIPS SEMICONDUCTORS PHILIPPINES Inc, 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. (02)810 0161, Fax. (02)817 3474

Portugal: PHILIPS PORTUGUESA, S.A.,

Rua dr. António Loureiro Borges 5, Arquiparque - Miraflores, Apartado 300, 2795 LINDA-A-VELHA, Tel. (01)4163160/4163333, Fax. (01)4163174/4163366

**Singapore:** Lorong 1, Toa Payoh, SINGAPORE 1231, Tel. (65)350 2000, Fax. (65)251 6500

South Africa: S.A. PHILIPS Pty Ltd.,

195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430, Johannesburg 2000, Tel. (011)470-5911, Fax. (011)470-5494.

**Spain:** Balmes 22, 08007 BARCELONA, Tel. (03)301 6312, Fax. (03)301 42 43

**Sweden:** Kottbygatan 7, Akalla. S-164 85 STOCKHOLM, Tel. (0)8-632 2000, Fax. (0)8-632 2745

Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. (01)488 2211, Fax. (01)481 77 30

Taiwan: PHILIPS TAIWAN Ltd., 23-30F, 66, Chung Hsiao West Road, Sec. 1. Taipeh, Taiwan ROC, P.O. Box 22978, TAIPEI 100, Tel. (02)388 7666, Fax. (02)382 4382

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, Bangkok 10260, THAILAND, Tel. (662)398-0141, Fax. (662)398-3319

**Turkey:** Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. (0212)279 27 70, Fax. (0212)282 67 07

United Kingdom: Philips Semiconductors LTD., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. (0181)730-5000, Fax. (0181)754-8421

United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. (800)234-7381, Fax. (708)296-8556

**Uruguay:** Coronel Mora 433, MONTEVIDEO, Tel. (02)70-4044, Fax. (02)92 0601

Internet: http://www.semiconductors.philips.com/ps/

For all other countries apply to: Philips Semiconductors, International Marketing and Sales, Building BE-p, P.O. Box 218, 5600 MD.EINDHOVEN, The Netherlands, Telex 35000 phtonl, Fax. +31-40-724825

SCD40

© Philips Electronics N.V. 1995

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

113054/32000/02/pp861 Document order number: Date of release: April 1995 9397 750 00085



